Senior Staff STA CAD Engineer
3 days ago
About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
About Marvell Marvell is empowering the global data economy. Whether at the network core or edge, our leadership technologies make it possible for the world's data to be processed, moved, stored and secured faster and more reliably. With leading intellectual property and deep system-level knowledge, Marvell's infrastructure semiconductor solutions are transforming the 5G, cloud, enterprise and automotive markets of tomorrow.At Marvell, you'll see your ideas put to work, share in the success of our company, and achieve a healthy life-work balance in a strong culture of corporate citizenship and global semiconductor leadership. If you are ready to excel, innovate, and truly enjoy where you work, apply now for Web Creative Director position and join Marvell's growing Global Corporate Marketing and Communications organization. This opening is part the Central Engineering CAD & design services (CCDS).
What You Can Expect
- Develop ,maintain and lead signoff static timing analysis (STA) and timing ECO flows addressing the needs of Marvell's various Business Units
- Contribute to the deployment and support of these flows
- Work in collaboration with the rest of the team to ensure optimal integration inside the overall CAD platform
- Come-up with innovative solutions to ever-increasing design challenges
- Keep up with process and tool evolutions.
- Interface with EDA vendors for optimal tool usage.
What We're Looking For
- BS/MS in EE/CS with 10+ years of hands-on experience in Signoff STA, extraction, and timing ECO flows and methodology.
- Recent experience with either Cadence Tempus or Synopsys PT-SI (experience with both is a plus).
- Solid understanding of Timing constraints quality assessment, Timing analysis and debug.
- Timing Correlation between tools
- Solid understanding of timing variation aspects and it's impact on timing analysis
- Block-level and chip-level signoff STA
- Block and chip-level timing ECOs and feedback into physical implementation system
- Signoff power analysis and optimization
- Handling of multi-voltage designs in signoff STA
- Knowledge of Place and Route (P&R) especially understanding of physical impacting in implementing timing ECOs
- Excellent proficiency in Tcl scripting in the context of flow development.
- Demonstrate good analysis and problem-solving skills. Out-of-the-box thinking
- Team player with good verbal and written communication skills
- Ability to run the following tasks is a plus: SDC linting and constraints checking tools ,P&R ,EM/IR
- Experience with EDA tool benchmarks
Additional Compensation And Benefit Elements
With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Interview Integrity
As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
-
STA/Timing Methodology Engineer, Staff
4 days ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 10,00,000 - ₹ 25,00,000 per yearCompany:Qualcomm India Private LimitedJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware...
-
STA/Timing Methodology Engineer, Staff
5 days ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 15,00,000 - ₹ 30,00,000 per yearCompany:Qualcomm India Private LimitedJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware...
-
Staff STA Engineer
2 weeks ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 20,00,000 - ₹ 25,00,000 per year*Job Area:*Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize,...
-
Senior/Staff STA Engineer
2 weeks ago
Bengaluru, Karnataka, India Tenstorrent Full time ₹ 12,00,000 - ₹ 36,00,000 per yearTenstorrent is looking for a skilled and detail-oriented Static Timing Analysis (STA) Engineer to help us deliver first-pass silicon success for our cutting-edge AI and RISC-V SoCs.Engineerswith a strong foundation inStatic Timing Analysis (STA)andtiming constraints .In this role, you'll lead timing closure efforts across block and full-chip levels, working...
-
Staff, STA
1 week ago
Bengaluru, Karnataka, India Tenstorrent Full time ₹ 12,00,000 - ₹ 36,00,000 per yearTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
Senior/Staff STA Engineer
2 weeks ago
Bengaluru, Karnataka, India, Karnataka Tenstorrent Full timeTenstorrent is looking for a skilled and detail-oriented Static Timing Analysis (STA) Engineer to help us deliver first-pass silicon success for our cutting-edge AI and RISC-V SoCs. Engineers with a strong foundation in Static Timing Analysis (STA) and timing constraints . In this role, you’ll lead timing closure efforts across block and full-chip levels,...
-
STA Engineer
1 week ago
Bengaluru, Karnataka, India ACL Digital Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob Title:STA EngineerLocation:Banglaore/HyderabadEmployment Type:Full-timeIndustry:Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivatedSTA Engineerto join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting performance,...
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India HCL Technologies Full time ₹ 40,00,000 - ₹ 1,20,00,000 per yearSTA Engineer HCL Tech in Bangalore is seeking STA Engineers with a minimum of 2 years of experience. The selection process involves two virtual interview rounds. Candidates with any notice period are welcome to apply. Share your updated resume now.
-
Senior Staff Engineer-STA(Synthesis)
3 days ago
Bengaluru, Karnataka, India Infineon Technologies Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWrite and implement block level and top-level constraints for Synthesis, Static Timing Analysis.Job Description In your new role you will:Implement high-performance, low-power, and area-efficient digital designs.Write and implement block level and top-level constraints for Synthesis, Static Timing Analysis .Optimize designs for power, performance, and area,...
-
STA Engineers
19 hours ago
Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time ₹ 6,00,000 - ₹ 18,00,000 per yearStatic Timing Analysis (STA) EngineerJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...