Senior STA Engineer

5 days ago


Bengaluru, Karnataka, India NXP Semiconductors Full time ₹ 12,00,000 - ₹ 24,00,000 per year

Summary: The Digital Physical Design Engineer is responsible for a physical implementation of IP, Subsystem or IC design.

Job qualification:

  • Experience range: 4-7 years
  • Should be good in Synthesis Flow setup and Synthesis flows. Should have worked on Genus flows.
  • Should be good in STA flow setup and STA flows. Should have worked in Tempus flows.  
  • Should have worked on STA timing ECOs across multiple technology nodes.
  • Should have good understanding in Constraints , clocks.  
  • Should have excellent communication skills and should be team player.

Job responsibilities:

  • The Digital Physical Design Engineer is responsible for a physical implementation of IP, Subsystem or IC design.
  • The individual is responsible from RTL synthesis setup , flow cleanup , run multiple experiments to get the best Area , timing and Power , Post-Scan Synthesis netlist STA timing checks , LEC flow setup and cleanup , timing convergence (STA) including related design and timing ECO and should be able to understand the constraints and suggest constraints to Design/DFT teams .
  • The individual contributes to problem solving related to physical design. Contributes to define best Physical design strategy per technology node.

More information about NXP in India...

#LI-7013
  • Senior STA Engineer

    2 weeks ago


    Bengaluru, Karnataka, India Qualcomm Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Minimum Qualifications:Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work...

  • STA Engineer

    1 week ago


    Bengaluru, Karnataka, India ElevarSoC Technologies Full time ₹ 1,00,00,000 - ₹ 2,00,00,000 per year

    Hiring Now: STA Engineer Location: Chennai Experience: 3 to 10 YearsWe are actively looking for a highly skilled STA Engineer. Key Requirements:Timing analysis, validation and debug across multiple PVT conditions .Familiar with DMMMC flow for STASTA setup, convergence, reviews, and signoff for scan and func.Review of Unconstrained endpoints and check timing...

  • STA Engineer

    1 week ago


    Bengaluru, Karnataka, India ACL Digital Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Job Title:STA EngineerLocation:Banglaore/HyderabadEmployment Type:Full-timeIndustry:Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivatedSTA Engineerto join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting performance,...

  • STA Engineer

    5 days ago


    Bengaluru, Karnataka, India Mirafra Technologies Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    STA Engineer | Noida, Bangalore (3-10 Yrs) & PTPX Engineer (10 Years) | BangaloreWe are looking for skilledSTA / PTPX Engineerswith strong experience in timing sign-off and power analysis. Key Skills:• STA sign-off, MCMM timing closure• PrimeTime / PrimeTime-SI / PrimeTime-PX• PTPX power analysis (dynamic & static)• Timing constraints, ECOs,...


  • Bengaluru, Karnataka, India ACL Digital Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    We're Hiring: STA Engineer | 5–15 Years Experience | BangaloreCompany:ACL Digital CompanyLocation:BangaloreExperience:5 to 15 YearsJob Type:Full-TimeACL Digitalis looking forSenior Static Timing Analysis (STA) Engineerswith solid experience in timing closure of advanced SoC designs.If you're an STA expert who thrives in fast-paced, technically challenging...

  • STA Engineer

    1 week ago


    Bengaluru, Karnataka, India Proziod Analytics Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Job Description:We are seeking an experienced Static Timing Analysis (STA) Engineer to join our team. The ideal candidate will have strong expertise in STA setup, timing convergence, and sign-off processes across complex, multi-mode, multi-voltage domain designs. The role requires deep understanding of STA methodologies, timing validation, and...

  • Senior STA Engineer

    2 days ago


    Bengaluru, Karnataka, India Source-Right Inc. Full time ₹ 15,00,000 - ₹ 30,00,000 per year

    Position: Senior STA Engineer (SI50FF RM 3702)JD/Expectations : –Timing analysis, validation and debug across multiple PVT conditions using Tempus.Familiar with Tempus DMMMC flow for STA and logical/physical aware ECO flows focusing timing and leakage optimization.Peripheral timing checks.STA setup, convergence, reviews and signoff for multi-mode...


  • Bengaluru, Karnataka, India NXP Semiconductors Full time ₹ 15,00,000 - ₹ 30,00,000 per year

    Job Title: STA Methodology EngineerTeam: CTO-DE-FDIP-Logic LibrariesLocation: BengaluruExperience Level: 10–12 YearsEmployment Type: Full-TimeRole Overview:We are seeking a highly skilled and experienced STA Methodology Engineer to join our CTO-DE-FDIP-Logic Libraries team. In this role, you will be responsible for benchmarking various logic libraries...

  • Staff STA Engineer

    2 weeks ago


    Bengaluru, Karnataka, India Qualcomm Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    *Job Area:*Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize,...

  • STA Engineer

    7 days ago


    Bengaluru, Karnataka, India Mirafra Technologies Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Job Description:STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus.Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.Evaluate multiple timing methodologies/tools on different designs and technology...