RTL Designer

2 days ago


Bengaluru, Karnataka, India Zigsaw Full time ₹ 1,20,00,000 - ₹ 2,80,00,000 per year

RTL Designer

Exp (Yrs):
4 to 10

Budget :
12-28LPA(depends on Experience)

Work Location:
Bangalore

Urgency / Expected Joining Time:
Immediate to 15days


• Experience with micro architecture design and system design. Using Verilog, SV or VHDL.


• Strong background in RTL design Verilog, System Verilog


• Experience in Spyglass Lint, CDC, SoC Integration


• Experience in Logic design with Verilog, SV


• Experience in ASIC Synthesis, STA and timing closure


• Experience in any Processor based system, design with SoC, AXI/AHB/APB System bus and peripherals Ethernet, PCIe, DDR , USB, UART, SPI , I2C etc


• Synthesis, Timing Analysis through various industry standard tools.


• Developed complex SOC and IP modules


• Proficient in defining SOC architecture, High level design document, Low level design document, Code reviews


• Hands on experience in Lint tools Spyglass , resolve Design errors for Synthesis, verification, DFT


• Knowledge of Perl/Shell Scripting.


• Prior experience of standard protocols is plus (I2c, UART, SPI, PCIE, MIPI, Ethernet, DDR, USB, AMBA)


• TCL, Python Scripting

Mandatory Skills:


•Strong background in RTL design Verilog, System Verilog


• Experience in Spyglass Lint, CDC, SoC Integration


• Experience in Logic design with Verilog, SV


• Experience in ASIC Synthesis, STA and timing closure


• Experience in any Processor based system, design with SoC, AXI/AHB/APB System bus and peripherals Ethernet, PCIe, DDR , USB, UART, SPI , I2C etc


  • RTL Logic Design

    2 days ago


    Bengaluru, Karnataka, India Vyeco Solutions LLP Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Job Title: Senior Design Verification EngineerLocation: BengaluruExperience: 7+ yearsResponsibilities:• Work with design and architecture teams to create test plans for configurable IPs used in SOC or multi-chip systems.• Develop UVM/SystemVerilog-based testbenches, checkers, and scoreboards.• Collaborate with software and DV teams to implement and...

  • RTL Design Engineer

    2 weeks ago


    Bengaluru, Karnataka, India Modernize Chip Solutions Full time ₹ 80,00,000 - ₹ 1,50,00,000 per year

    Company OverviewModernize Chip Solutions Pvt. Ltd. is a leading semiconductor services provider offering end-to-end solutions to the global semiconductor industry. Known for our cutting-edge services in ASIC Design, Verification, Physical Design, DFT, Circuit Design & Layout, and FPGA Design and Emulation, we are headquartered in Hyderabad, Telangana, and...


  • Bengaluru, Karnataka, India Mettlesemi Systems And Technologies Private Limite Full time ₹ 8,00,000 - ₹ 24,00,000 per year

    FPGA / RTL Design EngineerLocation: BangaloreExperience: 6+ yearsRole DescriptionAs an FPGA/RTL Design Engineer, you will be responsible for developing RTL modules, FPGA-based systems, and testbenches for verification and validation. This role involves complete ownership from design specification to FPGA implementation, timing closure, and board-level...

  • ASIC RTL Design

    1 week ago


    Bengaluru, Karnataka, India Qualcomm Full time ₹ 10,00,000 - ₹ 25,00,000 per year

    General Summary:Required QualificationsBachelor's degree /masters degree in Electronics & Tele Engineering, Microelectronics, Computer Science, or related field.9+ years RTL Design/Hardware Engineering experience or related work experience.Skills/Experience RequiredStrong Domain Knowledge on RTL Design , implementation, and integration.Experience with RTL...


  • Bengaluru, Karnataka, India ACL Digital Full time ₹ 4,00,000 - ₹ 12,00,000 per year

    Hi All,Job Location: BangaloreNotice Period: 15 days to 30 DaysMinimum: 5+ Years1.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation. Should be proficient in Verilog.Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with Arithmetic units, Floating...

  • SoC RTL Design Lead

    4 days ago


    Bengaluru, Karnataka, India Texas Instruments Full time ₹ 8,00,000 - ₹ 24,00,000 per year

    We are looking for an experiencedSenior RTL Design Leadto join our team in developing cutting-edge control solutions and Application specific SoC products. The ideal candidate will have deep understanding of RTL design and SoC integration, particularly in the context of ARM-based architectures, and a proven ability to collaborate across multiple engineering...

  • RTL Microarchitect

    1 week ago


    Bengaluru, Karnataka, India Baya Systems Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Job Title: Microarchitect & RTL Design EngineerLocation: Bangalore, IndiaAbout the Role:We are seeking a seasonedMicroarchitect and RTL Design Engineerwith a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutionsKey...


  • Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full time ₹ 8,00,000 - ₹ 12,00,000 per year

    Greetings of the dayThis is regarding a Job opportunity with eInfochips as we are having a position of ASIC RTL DESIGN ENGINEERSExperience- 5+ YearsLocation- Bangalore, AhmedabadJob Description:Experience in RTL designVerilog/VHDLSimulation tools, Modeslim/VCS etc.Basic protocols, I2C, UART, PCIe, SPI etc.Micro-Architecture experience is a plusCDC/Lint...

  • RTL Lead

    1 week ago


    Bengaluru, Karnataka, India Tech Mahindra Full time ₹ 2,00,000 - ₹ 6,00,000 per year

    Hi,Tech Mahindra hiring RTL Engineers for Bangalore.Exp: 4-10yrsLocation: BangaloreNP: 0-45daysSkillset:-Strong experience in RTL Design Engineer.-Experience in UPF/VCLP. SDC Constraint-IP/SOC design implementationIf interested, share cv to

  • FPGA/RTL Engineer

    2 weeks ago


    Bengaluru, Karnataka, India MAXVY Full time ₹ 15,00,000 per year

    Location : BangaloreExperience : 9 YearsEducation : B.E, M.E, M.Tech, B.TechRole :Sound knowledge of RTL frond end design principles.Excellent command over HDL Verilog/VHDL.Sound knowledge of FPGA design principles. Working with Xilinx/Altera FPGA is preferable..Must have done RTL synthesis, constraints design, timing closure, RTL designs having CDC.Must...