Asic/layout Design Engr, Ii

3 days ago

Bengaluru, India Synopsys Full time

40068BR
- INDIA - Bangalore

**Job Description and Requirements**

**_Qualification:_**
- Experience Required:4 years +_
- Education: Btech/Mtech Electronics/Electrical engineering_

**_Skills/Experience:_**
- _Experience in Analog Mixed-signal layout and verification of high-speed digital and/or DDR/HBM IP’s_
- _Understanding of Deep submicron effects and mitigation, Advanced tool usage, Advanced floorplanning techniques, understand digital flow, Advanced strategies._
- _Good understanding of CMOS and FinFET layouts and process technology in 28nm and smaller._
- _Good understanding of basic ESD and latchup layout design considerations._
- _Familiarity with ASIC physical design flow: LEF generation, Place & Route & understanding of top level verification flow, DRC/LVS, LPE._
- _Good understanding of IO frame and pitch requirements, power rail routings, IO abutment rules and requirements, bondpad layout, EM and IR considerations, DFM, etc._
- _Scripting skills for layout automation is a plus_
- _Good written and verbal communication skills in interactions with customers, and internal development teams._

**_ Responsibilities_**:

- :_
- _High Speed DDR/HBM Layout design_
- Work with DDR PHY team, package engineers and system engineers to meet design specs._
- _Perform scheduling duties_
- _Work with local team to support critical layout and floorplanning requirements_
- _Coordination duties with other layout teams both in Bangalore to detail out layout activities and obtain layout deliverables._
- _Strict flow adherence and policing of internal policies to secure schedules._

**Job Category**
- Engineering

**Country**
- India

**Job Subcategory**
- Layout Design

**Hire Type**
- Employee

  • Asic/layout Design Engr, Ii

    2 weeks ago

    Bengaluru, India Synopsys Full time

    41023BR - INDIA - Bangalore **Job Description and Requirements** **Qualification**: Experience Required: 2 to 4 years - Education: Btech/Mtech Electronics/Electrical engineering**Skills/Experience**: - Experience in Analog Mixed-signal layout and verification of high-speed digital and/or DDR IOs, Critical signal inclusion. - Understanding of Deep...

  • Asic Physical Design Engr

    6 days ago

    Bengaluru, Karnataka, India Synopsys Full time

    **At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you...

  • Asic Digital Design Engr, Ii

    2 weeks ago

    Bengaluru, India Synopsys Full time

    42989BR - INDIA - Bangalore **Job Description and Requirements** **At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most...

  • Leading ASIC Design Layout Engineer

    2 weeks ago

    Bengaluru / Bangalore, Hyderabad / Secunderabad, Telangana, India beBeePhysicalDesign Full time US$ 80,000 - US$ 1,50,000

    Job Title: ASIC Design Layout EngineerWe are seeking an experienced ASIC Design Layout Engineer to join our team. The successful candidate will be responsible for the top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing...

  • Asic Digital Design Engr Ii

    2 weeks ago

    Bengaluru, Karnataka, India Synopsys Full time

    48105BR - INDIA - Bangalore **Job Description and Requirements** - Job role will have a responsibility of Functional specification development, Micro architecture development, RTL development and unit level testing, RTL reviews, exercising the RTL with various design flows, debugging and supporting the verification team on meeting the coverage...

  • Analog Design Engr, Ii

    2 weeks ago

    Bengaluru, India Synopsys Full time

    41024BR - INDIA - Bangalore **Job Description and Requirements** **Qualification**: Experience Required: 1 years to 6 years Education: Btech/Mtech/Phd. Electronics/Electrical engineering **Skills/Experience**: - Knowledge of CMOS processes and issues in deep submicron process technologies. - CMOS circuit design and layout methodology & flow; basic...

  • Asic Digital Design Engr, Ii

    6 days ago

    Bengaluru, India Synopsys Full time

    45805BR - INDIA - Bangalore **Job Description and Requirements** **Job role**: At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the...

  • Asic Digital Design Engr, Ii

    6 days ago

    Bengaluru, India Synopsys Full time

    43618BR - INDIA - Bangalore **Job Description and Requirements** - BS/MS in EE/EC with 3+ years of relevant experience in the design of IP cores and/or SOC - Must have proven experience in Verilog, System Verilog, assertion coding, and design and synthesis tools usage. - Experience on memory interface protocols (DDR, LPDDR) is highly desirable. - Good...

  • Asic Digital Design Engr, Ii

    6 days ago

    Bengaluru, India Synopsys Full time

    Job role will have a combination of Test planning, Test environment coding both at unit level and system level, Test case coding and debugging, FC coding and analysis and meeting quality metric goals and regression management.**Requirements**: - BS in EE with atleast 3 years of relevant experience or MS with 1+ years of relevant experience in the...

  • A&ms Layout Design Engr, Ii

    2 weeks ago

    Bengaluru, India Synopsys Full time

    46811BR - INDIA - Bangalore **Job Description and Requirements** - Experience in Analog Mixed-signal layout and verification, experience in high-speed SerDes IPs is a plus- Advanced understanding of Deep submicron effects and mitigation, Advanced tool usage, Advanced floorplanning techniques, Advanced strategies. - Solid understanding of CMOS and FinFET...