
Physical Design Engineer
17 hours ago
Job title: ASIC Engineer - Physical design
Experience: 2+ Years
What you’ll do:
- Will be responsible for all aspects of Physical Design for Fullchip/Blocks covering Floorplanning, Placement, Budgeting, Clock Tree planning & analysis, Scan re-ordering, Clock tree synthesis, Placement optimizations, Routing, Timing and SI analysis/closure, ECO tasks (both timing and functional), EM/IR, DRC, LVS, ERC analysis & fixes, Low Power solution development & implementation.
- Prefer sound knowledge in EDA tools such as DC, ICC2, Cadence Innovus, STAR-RC, PT-SI, Verplex, Quartz, Calibre, internal tools & flow, etc.
- Work closely with the methodology team to solve the implementation challenges & provide inputs to improve the Physical design flow.
- Experienced in design automation.
- Understanding of Timing constraints, SI prevention, Power reduction.
- Must have prior experience with Synopsys/Cadence/Mentor place and route tools.
- Must have completed design in 16nm and or 7nm..
- Proficient in Unix/TCL/Perl.
- Good communication and presentation skills. Requires good interpersonal skills and problem-solving ability.
What you need to bring
Minimum Qualifications
- 4+ years experience in ASIC physical design
- Experience with block implementation, extraction, timing and or full-chip designs
- Strong communication skills
- Strong hands-on TCL/Perl development skills
Preferred Qualifications
- Experience as a full-chip floorplanning, routing, or timing lead for a large silicon project
- Track record of taping out complex chips on advanced process nodes
-
Senior Physical Design Architects
17 hours ago
Bangalore, India Eximietas Design Full timeHi All, Eximietas Hiring Senior Physical Design Architects Experience: 10+ Years. Location: Bengaluru/Visakhapatnam. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools Bachelors OR Masters Degree Engineering in Electronics or Electrical or Telecom...
-
Physical Design Engineer
17 hours ago
Bangalore, India Sintegra Inc. Full timeJob Summary: We are seeking a highly experienced Senior Physical Design Engineer with over 10 years of experience in the RTL to GDS flow. This full-time role will be based in Bangalore Karnataka. The ideal candidate will possess strong scripting skills, have hands-on experience with 3nm, 5nm nodes, and have a proven track record in physical design. Key...
-
Physical Design Engineer
17 hours ago
Bangalore, India ACL Digital Full timeFull Chip Physical Design Engineer Job Summary: We are seeking a highly motivated and skilled engineer to join our SoC implementation team. You will be responsible for the physical design of complex ASICs and SoCs, working on full-chip floorplanning, integration, and signoff activities to meet aggressive PPA (Power, Performance, Area) goals. Key...
-
Physical Design Engineer
17 hours ago
Bangalore, India ACL Digital Full timePhysical Design Engineer - Senior / Lead Job Description: Strong background in digital IC design , including floorplanning, placement, routing, clock tree synthesis, and optimization. Tools Expertise : Proficient in Innovus , ICC2 , and Fusion Compiler for place and route, timing closure, and physical design sign-off. Physical Design ...
-
Senior Physical Design Engineer
17 hours ago
Bangalore, India Eximietas Design Full timeHi All, Eximietas Hiring Senior Physical Design Leads/Managers (EMIR). Experience: 8+ Years. Location: Bengaluru. About the job Qualification Required: (EMIR). Block / Subsystem / Partition • Role: EM/IR. • EDA Tool: Redhawk & Node: TSMC 3nm / 5nm. • ESD resistance, PG Grid, Static/Dynamic power, SRP, BQM checks - Running/...
-
CPU Physical Design Engineer
17 hours ago
Bangalore, India 7Rays Semiconductors Full timeTitle : CPU Physical Design Lead Exp- 10+ Years High speed core development – Synth, constraints, and Physical Design Engineer must have significant knowledge on highspeed cores including CPU, GPU, DDR etc Must have synthesis & Constraints experience with PPA in mind Must work with RTL designers for optimizations and feedback Must be...
-
Physical Design Engineer
17 hours ago
Bangalore, India ACL Digital Full timeExperience: 3 - 6 Years Notice period: Immediate Location: Bangalore & Hyderabad Responsibilities Mandatory Experience in Full Chip Timing . Strong background in digital IC design , including floorplanning, placement, routing, clock tree synthesis, and optimization. Tools Expertise : Proficient in Innovus , ICC2 , and Fusion...
-
Senior Physical Design Engineer
17 hours ago
Bangalore, India ACL Digital Full timeAbout the job Job Title : Physical Design Engineers Mandatory skills : Fusion compiler and PNR Experience Level : 4+ years Location : Bangalore and Hyderabad Notice Period : 0-30 days Your Role And Responsibilities Responsible for high performance microprocessor blocks RTL to GDSII implementation Perform block level synthesis,...
-
Lead Physical Design Engineer
17 hours ago
Bangalore, India BITSILICA Full timeAbout the Company Bitsilica is a company that specializes in physical design implementation of large ASIC’s. Our mission is to provide cutting-edge solutions in the semiconductor industry while fostering a culture of innovation and collaboration. About the Role We are looking for a candidate with relevant work experience in physical design...
-
Physical Design Engineer
8 hours ago
Bangalore Urban, India ACL Digital Full timeExperience: 3 - 6 YearsNotice period: ImmediateLocation: Bangalore & HyderabadResponsibilitiesMandatory Experience in Full Chip Timing.Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization.Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing...