Physical Design Engineer

18 hours ago


Bangalore, India ACL Digital Full time

Full Chip Physical Design Engineer

Job Summary:

We are seeking a highly motivated and skilled engineer to join our SoC implementation team. You will be responsible for the physical design of complex ASICs and SoCs, working on full-chip floorplanning, integration, and signoff activities to meet aggressive PPA (Power, Performance, Area) goals.

Key Responsibilities:

  • Drive full chip-level physical design flow from RTL to GDSII.
  • Ownership of chip-level floorplanning, partitioning, and integration.
  • Collaborate with RTL, synthesis, DFT, and STA teams to resolve cross-functional issues.
  • Implement place & route flows including timing closure, IR/EM, and congestion optimization.
  • Perform physical verification (LVS/DRC/ERC) and work with foundries to fix violations.
  • Manage static timing analysis (STA) at top level and work closely with timing owners for signoff.
  • Handle power planning and power domain implementation (UPF/CPF-based).
  • Contribute to methodology improvements and automation.

Required Qualifications:

  • Bachelor's or Master’s degree in Electrical/Electronics/Computer Engineering or related field.
  • 3–6 years of experience in physical design with at least one full chip tapeout.
  • Hands-on expertise with industry-standard tools such as Synopsys (ICC2, Fusion Compiler, PrimeTime), Cadence (Innovus), and Mentor (Calibre).
  • Strong knowledge of physical design concepts: floorplanning, CTS, routing, timing closure, IR drop, EM, DRC/LVS.
  • Proficiency in scripting languages like Tcl, Perl, Python, or Shell.
  • Familiarity with hierarchical design and ECO flows.

Experience: 3 to 6 Years.

Location: Bangalore / Hyderabad .

Notice Period: Less than 30 days



  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Architects Experience: 10+ Years. Location: Bengaluru/Visakhapatnam. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools Bachelors OR Masters Degree Engineering in Electronics or Electrical or Telecom...


  • Bangalore, India Sintegra Inc. Full time

    Job Summary: We are seeking a highly experienced Senior Physical Design Engineer with over 10 years of experience in the RTL to GDS flow. This full-time role will be based in Bangalore Karnataka. The ideal candidate will possess strong scripting skills, have hands-on experience with 3nm, 5nm nodes, and have a proven track record in physical design. Key...


  • Bangalore, India ACL Digital Full time

    Physical Design Engineer - Senior / Lead Job Description: Strong background in digital IC design , including floorplanning, placement, routing, clock tree synthesis, and optimization. Tools Expertise : Proficient in Innovus , ICC2 , and Fusion Compiler for place and route, timing closure, and physical design sign-off. Physical Design ...


  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Managers (EMIR). Experience: 8+ Years. Location: Bengaluru. About the job Qualification Required: (EMIR). Block / Subsystem / Partition • Role: EM/IR. • EDA Tool: Redhawk & Node: TSMC 3nm / 5nm. • ESD resistance, PG Grid, Static/Dynamic power, SRP, BQM checks - Running/...


  • Bangalore, India Hewlett Packard Enterprise Full time

    Job title: ASIC Engineer - Physical design Experience: 2+ Years What you’ll do: Will be responsible for all aspects of Physical Design for Fullchip/Blocks covering Floorplanning, Placement, Budgeting, Clock Tree planning & analysis, Scan re-ordering, Clock tree synthesis, Placement optimizations, Routing, Timing and SI analysis/closure, ECO...


  • Bangalore, India 7Rays Semiconductors Full time

    Title : CPU Physical Design Lead Exp- 10+ Years High speed core development – Synth, constraints, and Physical Design Engineer must have significant knowledge on highspeed cores including CPU, GPU, DDR etc Must have synthesis & Constraints experience with PPA in mind Must work with RTL designers for optimizations and feedback Must be...


  • Bangalore, India ACL Digital Full time

    Experience: 3 - 6 Years Notice period: Immediate Location: Bangalore & Hyderabad Responsibilities Mandatory Experience in Full Chip Timing . Strong background in digital IC design , including floorplanning, placement, routing, clock tree synthesis, and optimization. Tools Expertise : Proficient in Innovus , ICC2 , and Fusion...


  • Bangalore, India ACL Digital Full time

    About the job Job Title : Physical Design Engineers Mandatory skills : Fusion compiler and PNR Experience Level : 4+ years Location : Bangalore and Hyderabad Notice Period : 0-30 days Your Role And Responsibilities Responsible for high performance microprocessor blocks RTL to GDSII implementation Perform block level synthesis,...


  • Bangalore, India BITSILICA Full time

    About the Company Bitsilica is a company that specializes in physical design implementation of large ASIC’s. Our mission is to provide cutting-edge solutions in the semiconductor industry while fostering a culture of innovation and collaboration. About the Role We are looking for a candidate with relevant work experience in physical design...


  • Bangalore Urban, India ACL Digital Full time

    Experience: 3 - 6 YearsNotice period: ImmediateLocation: Bangalore & HyderabadResponsibilitiesMandatory Experience in Full Chip Timing.Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization.Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing...