
Sr Principal RTL Design Engineer
13 hours ago
College education in Electronics Engineering or Computer Engineering
Exp- 7-15 Yrs
- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.
- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.
- Functional simulation using Verilog/System Verilog.
- Good in Scripting languages(Shell, Perl, TCL, Python) and automation of design database qualification and packaging. Checks and validation of package consistency.
- Familiarity with Power Flow (UPF/CPF).
- Able to collaborate with IP-development teams and facilitate high-quality releases.
- Maintaining package and release timelines for various projects. Time management skills enough to balance multiple high-priority projects.
- Bug reporting and resolution closure with IP providers
- Ability to debug synthesis/timing analysis constraints, reports, logs
- Ability to learn new tools/flows and develop methodology if needed.
- Ability to build and maintain close relationships with Designers and Application Engineers.
- Fastidious approach to building automated processes.
- Strong interpersonal and relationship-building skills.
-
RTL Design Engineer
13 hours ago
Bangalore, India ACL Digital Full timePrincipal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop...
-
RTL Design Engineer
4 hours ago
Bangalore Urban, India ACL Digital Full timePrincipal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop microarchitectures...
-
RTL Release Principal Design Engineer
12 hours ago
Bangalore, India Cadence System Design and Analysis Full timeCollege education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...
-
RTL Design Engineer
13 hours ago
Bangalore, India ACL Digital Full timeHi Folks ACL Digital is Hiring! Experience: 4 - 5+ Years Location: Bangalore / Hyderabad Looking: Immediate to 20 days Hiring | RTL Design Engineer Strong experience in RTL Design using Verilog/System Verilog Exposure to complex SoC/ASIC design and integration Hands-on with synthesis, Lint, CDC preferred Share resume at Thanks, ...
-
Lead RTL Design Engineer
13 hours ago
Bangalore, India ACL Digital Full timeLead RTL Design Engineers Experience Level:10+ years of RTL design and development Job Description: Silicon Design Engineer Location: Hyderabad and Bangalore Basic Job Deliverable: Silicon Design Engineer (RTL Design and Development) o Responsible for RTL design and development o Responsible for generating documents, such as requirements...
-
RTL Design Engineer
13 hours ago
Bangalore, India ACL Digital Full timeJob Title - RTL Design Engineers Exp Level: 4+ yrs Loctaion: Hyderabad /Bangalore Job Description: • RTL coding knowledge • Top-level (SOC) level basic industry standard Arch knowledge • SoC & IP level Integration knowledge • IPXACT knowledge • IORING and Phys & GPIOs basic functionality • Design Partitioning(Tilification) knowledge ...
-
Sr Verification Principal Design Engineer
12 hours ago
Bangalore, India Cadence System Design and Analysis Full time12-14 yrs of work experiences in VLSI domain with Master’s/bachelor’s degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o...
-
Principal RTL Design Engineer
13 hours ago
Bangalore, India ACL Digital Full time• BTech, MTech in ECE/EE • 10+ years hands-on experience in microarchitecture and RTL development • Proficiency in developing micro-architecture from the design requirements, defining the H/W- S/W interface • In-depth understanding of MIPI CSI and DSI protocols • Experience designing IP blocks for video and audio chips • Proficiency in...
-
CPU RTL Design
13 hours ago
Bangalore, India Qualcomm Full timeQualcomm India Private Limited, As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. About the Role As a CPU Micro-architecture and RTL Design Engineer, you will work with chip architects to...
-
senior RTL Design engineer
13 hours ago
Bangalore, India ACL Digital Full timeRTL Design Engineer Experience : 5 years Location : Bangalore As a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success....