
RTL Design Engineer
15 hours ago
Hi Folks
ACL Digital is Hiring
Experience: 4 - 5+ Years
Location: Bangalore / Hyderabad
Looking: Immediate to 20 days
Hiring | RTL Design Engineer
Strong experience in RTL Design using Verilog/System Verilog
Exposure to complex SoC/ASIC design and integration
Hands-on with synthesis, Lint, CDC preferred
Share resume at
Thanks,
K Himabindu
-
RTL Design Engineer
15 hours ago
Bangalore, India ACL Digital Full timePrincipal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop...
-
Lead RTL Design Engineer
15 hours ago
Bangalore, India ACL Digital Full timeLead RTL Design Engineers Experience Level:10+ years of RTL design and development Job Description: Silicon Design Engineer Location: Hyderabad and Bangalore Basic Job Deliverable: Silicon Design Engineer (RTL Design and Development) o Responsible for RTL design and development o Responsible for generating documents, such as requirements...
-
RTL Design Engineer
6 hours ago
Bangalore Urban, India ACL Digital Full timePrincipal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop microarchitectures...
-
RTL Design Engineer
15 hours ago
Bangalore, India ACL Digital Full timeJob Title - RTL Design Engineers Exp Level: 4+ yrs Loctaion: Hyderabad /Bangalore Job Description: • RTL coding knowledge • Top-level (SOC) level basic industry standard Arch knowledge • SoC & IP level Integration knowledge • IPXACT knowledge • IORING and Phys & GPIOs basic functionality • Design Partitioning(Tilification) knowledge ...
-
Sr Principal RTL Design Engineer
15 hours ago
Bangalore, India Cadence System Design and Analysis Full timeCollege education in Electronics Engineering or Computer Engineering Exp- 7-15 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...
-
RTL Release Principal Design Engineer
15 hours ago
Bangalore, India Cadence System Design and Analysis Full timeCollege education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...
-
senior RTL Design engineer
15 hours ago
Bangalore, India ACL Digital Full timeRTL Design Engineer Experience : 5 years Location : Bangalore As a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success....
-
Senior RTL Design Engineer
15 hours ago
Bangalore, India ACL Digital Full timeSenior RTL(ASIC) Design Engineers Experience : 5+ years Location : Bangalore SILICON DESIGN ENGINEER THE ROLE: As a member of the Computing and Graphics group, you will help bring to life cutting-edge designs. As a member of the front-end design/integration team, you will work closely with architecture, IP design, Physical Design teams, and...
-
RTL Design Engineers
15 hours ago
Bangalore, India ACL Digital Full timeJob Description: RTL Design ( Ethernet ) Experience : 5-8 years Location : Hyderabad Candidate should be with strong RTL design experience. Strong design Experience in Ethernet IPs or Ethernet protocol domain. knowledge in Verilog/VHDL languages scripting languages TCL/Perl/python any one. Knowledge of AXI Protocols.
-
ASIC RTL Design Engineer
15 hours ago
Bangalore, India 7hillsTS Full timeKey skills with hand on: ASIC,RTL Design, VLSI-SOC ,AMBA, Lint, CDC, Synopsys LintCDC/VerdiXcellium/Synopsys DC. Experience: 5 - 25 years Work Location: Trivandrum, Bangalore, Hyderabad, Chennai, Pune Education: Engineering (excluding Mechanical/Civil) Detailed JD: IP RTL design targeted for SOC, Static checks, some basic protocols ...