![Tessolve](https://media.trabajo.org/img/noimg.jpg)
Tessolve | Senior Design Verification Engineer | bangalore
4 days ago
Work location: Bangalore
Exp: 4 to 12yrs
Job Qualification
BE/BTech/ME/MS/MTech in Electrical/Electronic Engineering or related field
hands-on experience with design and verification/EDA industry
Requirements and Technical Skills
Minimum:
Strong RTL and Testbench debug skills
Strong HDL Design and Verification skills
Experience with SystemVerilog, VHDL, Verilog
Experience in high speed protocols (PCIe/CXL/Ethernet/DDR/USB/UCIe) must.
Ability to quickly analyze verification environments and design complexity
Strong verbal and written communication skills
Ability to interact effectively with both external customers and R&D teams
Preferred:
Familiarity with Code and Functional coverage
Familiarity with Low Power Verification
Familiarity with Gate level simulation
Familiarity with Formal Verification
Familiarity with C / C++ / SystemC, UVM
Familiarity with scripting languages (Perl, Python or Tcl)
Job Responsibilities
Help the customers in the increase of productivity, debug complex issues and provide solutions in the implementation of their Design and Verification flows.
Working closely with R&D and Engineering to identify and prioritize the product improvement initiatives through formal methods and help in the customer adoption.
Consult and understand the innovative design needs from customers and communicate with internal teams
Creating high impact knowledge article content, tool adoption kits and other high-level documents to increase the self-help of customers
Establish technical credibility and rapport with the customer and become the go-to expert for all their technical inquiries and support
Champion the customer needs and work closely with R&D and marketing to develop competitive and creative technical solutions
-
bangalore, India Tessolve Full timeJOB DESCRIPTIONTitle/Position: Design Verification Engineers/Leads/ManagerLocation: Bangalore, Hyderabad, Noida, Chennai, CoimbatorePlease share the CV to chandanaliz.kuruvila@tessolve.comDesign Verification Engineers/Leads/ManagerTechnical Skillset Required:IP verification Using SV/UVMSOC Verification using C/SVVIP IntegrationInterconnect Protocols: AHB,...
-
bangalore, India Tessolve Full timehello Connections!! Immediate hiring!!! Tessolve Semiconductors is hiring for below positions Position: Sr.Design Verification Engineer-Lead and above Experience: 8+ years to 20 years Location - Bangalore/Hyderabad/Noida Notice period: immediate to 30 days most preferable. Position Description: • To be part of a highly skilled ASIC Team working on the...
-
bangalore, India Tessolve Full timeSenior Physical Design Engineer: Experience: 5 years to 12 years relevant experience. Location – Bangalore Tessolve Semiconductors a venture of Hero Electronix , part of $5B Hero Group companies a Design and Test Engineering Service Company providing End to End Solutions from Product Engineering, Software, Hardware, Wireless, Automotive and...
-
Senior design verification engineer
3 weeks ago
Bangalore, India Tessolve Full timeJOB DESCRIPTION Title/Position: Design Verification Engineers/Leads/Manager Location: Bangalore, Hyderabad, Noida, Chennai, Coimbatore Please share the CV to Design Verification Engineers/Leads/Manager Technical Skillset Required: IP verification Using SV/UVM SOC Verification using C/SV VIP Integration Interconnect Protocols: AHB,...
-
Tessolve | Senior DFT Lead Engineer | bangalore
4 weeks ago
bangalore, India Tessolve Full timeJob Description:Leading DFT ATPG implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production.Ensure Test Coverage Goals are met at SoC Level.Addressing test quality targets in DFT architecture and test pattern generation.Leading various aspects of Test architecture including Scan&ATPG, and...
-
Tessolve | Senior DFT Lead Engineer | bangalore
4 weeks ago
bangalore, India Tessolve Full timeJob Description: Leading DFT ATPG implementation, integration and verification of System-on-Chip (SoC) from initial specification till tapeout and production. Ensure Test Coverage Goals are met at SoC Level. Addressing test quality targets in DFT architecture and test pattern generation. Leading various aspects of Test architecture including Scan&ATPG, and...
-
Senior Design Verification Engineer
3 weeks ago
Bangalore, India Tessolve Full timeJOB DESCRIPTION Title/Position: Design Verification Engineers/Leads/Manager Location: Bangalore, Hyderabad, Noida, Chennai, Coimbatore Please share the CV to Design Verification Engineers/Leads/Manager Technical Skillset Required: IP verification Using SV/UVM SOC Verification using C/SV VIP Integration Interconnect Protocols: AHB,...
-
Senior design verification engineer
4 weeks ago
Bangalore, India Tessolve Full timeJOB DESCRIPTION Title/Position: Senior Verification Engineer Location: PAN India Positions: 20 Type: Fulltime Kindly share you resume to Key Skills and Responsibilities: IP verification Using SV/UVM or SOC Verification using C/SV VIP Integration Interconnect Protocols: AHB, AXI, APB SOC Interfaces: GPIO, SPI, I2 C, UART (5+) High Speed...
-
Senior Design Verification Engineer
4 weeks ago
bangalore, India Tessolve Full timeJOB DESCRIPTION Title/Position: Senior Verification Engineer Location: PAN India Positions: 20 Type: Fulltime Kindly share you resume to mallika.dhamotharapandiyan@tessolve.com Key Skills and Responsibilities: IP verification Using SV/UVM or SOC Verification using C/SV VIP Integration Interconnect Protocols: AHB, AXI, APB SOC Interfaces: GPIO, SPI, I2C,...
-
bangalore, India Tessolve Full timeHi, I am excited to announce that #Tessolve is hiring for Experienced candidates to join our dynamic team in #Bangalore and #Chennai! Responsibilities: Experience in leading & managing the physical design team to deliver high-quality physical design solutions for complex ASIC/SOCs. Experience in the entire physical design flow: floor planning,...
-
Senior Design Verification Engineer
3 weeks ago
Bangalore Urban, India Tessolve Full timeJOB DESCRIPTION Title/Position: Design Verification Engineers/Leads/Manager Location: Bangalore, Hyderabad, Noida, Chennai, Coimbatore Please share the CV to Design Verification Engineers/Leads/Manager Technical Skillset Required: IP verification Using SV/UVM SOC Verification using C/SV VIP Integration Interconnect Protocols: AHB, AXI, APB SOC...
-
Senior Design Verification Engineer
3 weeks ago
Bangalore Urban, India Tessolve Full timeJOB DESCRIPTIONTitle/Position: Design Verification Engineers/Leads/ManagerLocation: Bangalore, Hyderabad, Noida, Chennai, CoimbatorePlease share the CV to chandanaliz.kuruvila@tessolve.comDesign Verification Engineers/Leads/ManagerTechnical Skillset Required:IP verification Using SV/UVMSOC Verification using C/SVVIP IntegrationInterconnect Protocols: AHB,...
-
Senior Design Verification Engineer
4 weeks ago
bangalore, India Tessolve Full timeJOB DESCRIPTIONTitle/Position: Senior Verification EngineerLocation: PAN IndiaPositions: 20Type: FulltimeKindly share you resume to Key Skills and Responsibilities:IP verification Using SV/UVM or SOC Verification using C/SVVIP IntegrationInterconnect Protocols: AHB, AXI, APBSOC Interfaces: GPIO, SPI, I2C, UART (5+)High Speed Serial Interfaces: PCIe Gen 3/4...
-
Tessolve | RTL design Engineer
4 weeks ago
bangalore, India Tessolve Full timeHi All, we are hiring RTL Engineer with Tessolve semiconductors - Bangalore Location JD: Design RTL ASIC Engineer Location: Bangalore,HYD and Noida Experience :- 5 to 20 Years Experience and Skills Required 5 to 20 years of experience in SoC/IP Design. Expertise in Writing Detailed IP Specifications, Micro Architecture, IP design, Subsystem and SoC level...
-
Senior Design Verification Engineer
3 weeks ago
bangalore, India Tessolve Full timeJOB DESCRIPTION Title/Position: Senior Verification Engineer Location: PAN India Positions: 20 Type: Fulltime Kindly share you resume to Key Skills and Responsibilities: IP verification Using SV/UVM or SOC Verification using C/SV VIP Integration Interconnect Protocols: AHB, AXI, APB SOC Interfaces: GPIO, SPI, I2C, UART (5+) High Speed Serial...
-
Senior Design Verification Engineer
4 weeks ago
bangalore, India Tessolve Full timeJOB DESCRIPTIONTitle/Position: Senior Verification EngineerLocation: PAN India Positions: 20Type: FulltimeKindly share you resume to mallika.dhamotharapandiyan@tessolve.comKey Skills and Responsibilities: IP verification Using SV/UVM or SOC Verification using C/SV VIP IntegrationInterconnect Protocols: AHB, AXI, APBSOC Interfaces: GPIO, SPI, I2C, UART...
-
Senior Design Verification Engineer
4 weeks ago
Bangalore, India Tessolve Full timeJOB DESCRIPTION Title/Position: Senior Verification Engineer Location: PAN India Positions: 20 Type: Fulltime Kindly share you resume to Key Skills and Responsibilities: IP verification Using SV/UVM or SOC Verification using C/SV VIP Integration Interconnect Protocols: AHB, AXI, APB SOC Interfaces: GPIO, SPI, I2C, UART (5+) High Speed...
-
Senior Design Verification Engineer
2 months ago
Bangalore, India Tessolve Full timeSoC Level Verification: - **Responsibilities:** - Verify the integration of various IP blocks within the SoC. - Ensure proper functionality and communication between different IPs. - Utilize techniques such as simulation, emulation, and formal methods. - Perform power and performance analysis. - Validate system-level features and use cases. - **Required...
-
Senior design verification engineer
2 months ago
Bangalore, India Tessolve Full timeSo C Level Verification: - **Responsibilities:** - Verify the integration of various IP blocks within the So C. - Ensure proper functionality and communication between different IPs. - Utilize techniques such as simulation, emulation, and formal methods. - Perform power and performance analysis. - Validate system-level features and use cases. ...
-
Tessolve | STA Engineer | bangalore
2 weeks ago
bangalore, India Tessolve Full timeHi,I am excited to announce that #Tessolve is hiring for Experienced candidates to join our dynamic team in #Bangalore!Experience in handling Synthesis and Pre layout Static Timing Analysis for block.Power-Aware Synthesis flow using Design compiler and Fusion Compiler.Experience into Physical Aware synthesis flow using Design Compiler and Fusion Compiler...