VLSI - Synthesis and Static Timing Analysis - Senior Design Engineer

1 month ago

bangalore, India Eteros Technologies Full time
Company: Eteros Technologies India Private Limited
Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad
• Our world-wide customers are amongst The Who's who in the semiconductor industry. Eteros works not only with some of the top 20 semiconductor startups in the world but boasts of customers who are among the most respected publicly traded semiconductor companies.
• Eteros engineers work on cutting edge technology nodes while working on the state-of-the art designs in the AI/ML, Datacenter, Automotive and 5G domains. Eteros engineers work with some of the brightest, innovative and successful engineers and leaders around the world. A one-of-a-kind opportunity where young Eteros engineers showcase their ability and experience world-wide from day 1 while learning from some of the world's most well-respected companies.
• We are not your traditional design services company offering staff augmentation. Eteros engineers are treated as an integral part of the customer team and routinely are responsible for turnkey, end-to-end ownership and delivery, whether it is Implementation, Digital and Mixed Signal Verification, DFT or Analog Design and Layout. Eteros and our engineers work closely with our customers to define and set methodologies and design flows.
• Eteros invests in our engineers. Our engineers are continuously learning, on and off the job. They are able to grow the breadth and depth of knowledge. We believe in preparing our employees for the fast-track in career development as well as longevity
-----------------------------------------------------------------------------
Job Title/Role: Synthesis and Static Timing Analysis - Senior Design Engineer
Location: Bangalore/Hyderabad/Ahmedabad
Experience Level: 3+ Years
Industry: Semiconductors
Employment Type: Full-time
Job Functions: Engineering
-----------------------------------------------------------------------------
Summary
Join a development team and lead the synthesis, static timing and DFT efforts for an advanced mixed signal chip for a high-profile Silicon Valley startup.
In this highly visible role, as part of a highly talented team you will be at the heart of the Soc design effort interfacing with all disciplines with critical impact in getting functional products to of customers quickly. As a Sr, ASIC STA Engineer, you will be a part of the SOC digital design team responsible for providing integrated solutions into a growth industry
Key Qualifications
The position requires thorough knowledge of the ASIC design timing closure flow and methodology.
• BTech/MTech/PhD with at least 4+ years hands-on experience in ASIC timing constraints generation and timing closure.
• Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good understanding of OCV, noise and crosstalk effects on timing.
• Familiarity with all aspects of timing closure of high-performance, mixed-signal SoCs in advanced finFET technology nodes, preferably 7nm.
• Knowledge of timing corners/modes and process variations.
• Knowledge of low-power techniques including clock gating, power gating and millivoltage designs. Proficient in scripting languages (Tcl and Perl).
• ECO timing flow
• Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups (e.g. digital design, verification, DFT, physical design, etc.).
• Familiarity with RTL, synthesis, logic equivalence, DFT, floor-planning, and backend related methodology and tools.
• Must be able to solve complex problems and independently drive tasks to completion in a timely manner.
• Be able to work under limited supervision and take complete accountability.
Responsibilities Include
• Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation).
• Develop and maintain methodology and flows related to timing verification and closure.
• Generation of block and full chip timing constraints.
• Analyze timing reports and utilize scripting techniques to develop insights and drive rapid Eteros Technologies, Inc. Confidential Sep 2020 timing closure.
• Support digital chip integration work and flows
What's in it for you
• Work on leading edge technologies
• An opportunity for career development and growth
• Competitive compensation
• Medical Benefits and more

  • Static timing Analysis Engineer

    2 weeks ago

    Bangalore, India LeadSoc Technologies Pvt Ltd Full time

    Are you passionate about working with a growing company offering cutting-edge engineering design services in VLSI, we'd love to hear from you! LeadSoc Technologies is hiring for STA Professionals! Exp- 3 yrs to 6 years Location: Bangalore * Proven experience in constraints (Func/Test) handling, block and top level static timing analysis, ECO...

  • Static timing Analysis Engineer

    2 weeks ago

    Bangalore, India LeadSoc Technologies Pvt Ltd Full time

    Are you passionate about working with a growing company offering cutting-edge engineering design services in VLSI, we'd love to hear from you! LeadSoc Technologies is hiring for STA Professionals! Exp- 3 yrs to 6 years Location: Bangalore * Proven experience in constraints (Func/Test) handling, block and top level static timing analysis, ECO...

  • Static timing Analysis Engineer

    2 weeks ago

    Bangalore Urban, India LeadSoc Technologies Pvt Ltd Full time

    Are you passionate about working with a growing company offering cutting-edge engineering design services in VLSI, we'd love to hear from you! LeadSoc Technologies is hiring for STA Professionals! Exp- 3 yrs to 6 years Location: Bangalore * Proven experience in constraints (Func/Test) handling, block and top level static timing analysis, ECO generation at...

  • Static timing Analysis Engineer

    2 weeks ago

    Bangalore Urban, India LeadSoc Technologies Pvt Ltd Full time

    📢 Are you passionate about working with a growing company offering cutting-edge engineering design services in VLSI, we'd love to hear from you!LeadSoc Technologies is hiring for STA Professionals!Exp- 3 yrs to 6 yearsLocation: Bangalore* Proven experience in constraints (Func/Test) handling, block and top level static timing analysis, ECO generation at*...

  • Static timing Analysis CAD Engineer

    2 weeks ago

    Bangalore, India Eximietas Design Full time

    Key Responsibilities:  Develop, support, and optimize STA CAD flows and methodologies using Synopsys PrimeTime for VLSI designs.  Collaborate with design and implementation teams to establish timing constraints and ensure timing closure.  Develop scripts and automation solutions using TCL, Perl, and Python for timing analysis, report...

  • Eximietas Design | Static timing Analysis CAD Engineer | bangalore

    2 weeks ago

    bangalore, India Eximietas Design Full time

    Key Responsibilities: Develop, support, and optimize STA CAD flows and methodologies using SynopsysPrimeTime for VLSI designs. Collaborate with design and implementation teams to establish timing constraints andensure timing closure. Develop scripts and automation solutions using TCL, Perl, and Python for timinganalysis, report generation, and...

  • Eximietas Design | Static timing Analysis CAD Engineer | bangalore

    2 weeks ago

    bangalore, India Eximietas Design Full time

    Key Responsibilities:  Develop, support, and optimize STA CAD flows and methodologies using Synopsys PrimeTime for VLSI designs.  Collaborate with design and implementation teams to establish timing constraints and ensure timing closure.  Develop scripts and automation solutions using TCL, Perl, and Python for timing analysis, report generation,...

  • Eximietas Design | Static timing Analysis CAD Engineer | bangalore

    2 weeks ago

    bangalore, India Eximietas Design Full time

    Key Responsibilities: Develop, support, and optimize STA CAD flows and methodologies using SynopsysPrimeTime for VLSI designs. Collaborate with design and implementation teams to establish timing constraints andensure timing closure. Develop scripts and automation solutions using TCL, Perl, and Python for timinganalysis, report generation, and...

  • LeadSoc Technologies Pvt Ltd | Static timing Analysis Engineer

    6 days ago

    bangalore, India LeadSoc Technologies Pvt Ltd Full time

    Are you passionate about working with a growing company offering cutting-edge engineering design services in VLSI, we'd love to hear from you!LeadSoc Technologies is hiring for STA Professionals!Exp- 3 yrs to 6 yearsLocation: Bangalore* Proven experience in constraints (Func/Test) handling, block and top level static timing analysis, ECO generation at* Top...

  • LeadSoc Technologies Pvt Ltd | Static timing Analysis Engineer

    1 week ago

    bangalore, India LeadSoc Technologies Pvt Ltd Full time

    📢 Are you passionate about working with a growing company offering cutting-edge engineering design services in VLSI, we'd love to hear from you!LeadSoc Technologies is hiring for STA Professionals!Exp- 3 yrs to 6 yearsLocation: Bangalore* Proven experience in constraints (Func/Test) handling, block and top level static timing analysis, ECO generation at*...

  • Static Timing Analysis Engineer

    2 weeks ago

    Bangalore/Hyderabad, India Askexim Services (P) Limited Full time

    Company : a leading Product Engineering company specializing in Semiconductor, Embedded, Artificial Intelligence, and Automotive domains.Location : Bangalore, HyderabadEmployment : Full Time. Permanent on-roll job with the companyNotice Period : Immediate to 90 days noticeExperience : 3 to 12 yearsJob Description : - Perform static timing analysis on...

  • Senior STA

    3 months ago

    bangalore, India Synopsys Inc Full time

    Senior STA & ECO Engineer (Test & Validation, Staff Engineer) Experience : 4yrs to 10 years Location: Bangalore Job Description: We are looking for Test & Validation, Staff Engineer to join the design intent testing team for STA & ECO . This is an exciting opportunity to be part of product validation team to qualify tools with customer flows across the...

  • Senior sta

    2 months ago

    Bangalore, India Synopsys Inc Full time

    Senior STA & ECO Engineer (Test & Validation, Staff Engineer) Experience : 4yrs to 10 years Location: Bangalore Job Description: We are looking for Test & Validation, Staff Engineer to join the design intent testing team for STA & ECO . This is an exciting opportunity to be part of product validation team to qualify tools with customer flows across the...

  • Senior STA

    4 weeks ago

    bangalore, India Synopsys Inc Full time

    Senior STA & ECO Engineer (Test & Validation, Staff Engineer)Experience : 4yrs to 10 yearsLocation:BangaloreJob Description:We are looking for Test & Validation, Staff Engineer to join the design intent testing team forSTA & ECO .This is an exciting opportunity to be part of product validation team to qualify tools with customer flows across the technology,...

  • Senior STA

    1 month ago

    bangalore, India Synopsys Inc Full time

    Senior STA & ECO Engineer (Test & Validation, Staff Engineer)Experience : 4yrs to 10 yearsLocation: BangaloreJob Description:We are looking for Test & Validation, Staff Engineer to join the design intent testing team for STA & ECO .This is an exciting opportunity to be part of product validation team to qualify tools with customer flows across the...

  • Senior STA

    3 months ago

    bangalore, India Synopsys Inc Full time

    Senior STA & ECO Engineer (Test & Validation, Staff Engineer)Experience : 4yrs to 10 yearsLocation: BangaloreJob Description:We are looking for Test & Validation, Staff Engineer to join the design intent testing team for STA & ECO .This is an exciting opportunity to be part of product validation team to qualify tools with customer flows across the...

  • STA/Synthesis Engineer

    7 months ago

    bangalore, India 7Rays Semiconductors India Private Limited Full time

    3+ years experience in STA/SynthesisHand-on Experience and Comprehensive knowledge of Synthesis and Static Timing Analysis.Hands-on experience on Logical aware Synthesis, Logical Equivalence check and Static Timing analysis.Hands-on the DMSA flow to fix pre and post STA timing.Knowledge on the Timing closure on Sub system level & Block level and Chip...

  • STA/Synthesis Engineer

    4 weeks ago

    bangalore, India 7Rays Semiconductors India Private Limited Full time

    3+ years experience in STA/SynthesisHand-on Experience and Comprehensive knowledge of Synthesis and Static Timing Analysis.Hands-on experience on Logical aware Synthesis, Logical Equivalence check and Static Timing analysis.Hands-on the DMSA flow to fix pre and post STA timing.Knowledge on the Timing closure on Sub system level & Block level and Chip...

  • Static timing analysis engineer

    1 month ago

    Bangalore, India LeadSoc Technologies Pvt Ltd Full time

    So C level – Static timing Analysis Engineer Experience : 10+ years of relevant experience Expectations: Candidate should have strong STA fundamentals. Has done timing sign-off including timing margin calculations independently on So C level. Experience in handling STA of multi-power domain designs. STA flow enhancement, abstraction with...

  • Static timing analysis engineer

    1 month ago

    bangalore, India LeadSoc Technologies Pvt Ltd Full time

    SoC level – Static timing Analysis Engineer Experience : 10+ years of relevant experience Expectations: Candidate should have strong STA fundamentals. Has done timing sign-off including timing margin calculations independently on SoC level. Experience in handling STA of multi-power domain designs. STA flow enhancement, abstraction with bottleneck...