Physical Design

1 day ago


Bangalore, India Eximietas Design Full time

Hi All,

Eximietas Hiring Senior Synthesis/Constraints.

Experience: 8+ Years.

Location: Bengaluru.

Block / Subsystem / Partition / Full chip.

• Role: Synthesis and Timing Constraint Engineer.

• EDA Tool: Cadence Genus & Fishtail.

• Node: TSMC 3nm / 5nm.

• UPF Implementation hands-on is must.

• Synthesis PPA optmimization, Hierarchical partition synthesis, Lint, Sanity Checks.

• Timing constraints generation and validation.

• Tcl, Perl, Python Scripting mandatory.

Interested Candidates please start sharing your resumes:



  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Architects Experience: 10+ Years. Location: Bengaluru/Visakhapatnam. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools Bachelors OR Masters Degree Engineering in Electronics or Electrical or Telecom...


  • bangalore, India Eximietas Design Full time

    Hi All,Eximietas Hiring Senior Physical Design ArchitectsExperience: 10+ Years.Location: Bengaluru/Visakhapatnam.About the jobQualification Required:Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R toolsBachelors OR Masters Degree Engineering in Electronics or Electrical or Telecom or VLSI Engineering.Roles And...


  • bangalore, India Cadence System Design and Analysis Full time

    BE /BtechEXp- 7- 12 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.• Contribute to design methodology, flow automation.• Innovate & implement Power, Performance and Area optimization...


  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Managers (EMIR). Experience: 8+ Years. Location: Bengaluru. About the job Qualification Required: (EMIR). Block / Subsystem / Partition • Role: EM/IR. • EDA Tool: Redhawk & Node: TSMC 3nm / 5nm. • ESD resistance, PG Grid, Static/Dynamic power, SRP, BQM checks - Running/...


  • bangalore, India Eximietas Design Full time

    Hi All,Eximietas Hiring Senior Physical Design Leads/Managers (EMIR).Experience: 8+ Years.Location: Bengaluru.About the jobQualification Required: (EMIR).Block / Subsystem / Partition• Role: EM/IR.• EDA Tool: Redhawk & Node: TSMC 3nm / 5nm.• ESD resistance, PG Grid, Static/Dynamic power, SRP, BQM checks - Running/ Analysis/Fixes.• Tcl, Perl, Python...

  • Physical Design Lead

    6 hours ago


    bangalore, India HCLTech Full time

    Physical Design Lead (7-10 years’ experience)Company: HCL TechJob Summary:We are looking for a highly motivated and experienced Physical Design Lead to join our dynamic team and play a vital role in the physical design and implementation of next-generation integrated circuits (ICs). This leadership role offers the opportunity to leverage your expertise in...


  • Bangalore, India Sintegra Inc. Full time

    Job Summary: We are seeking a highly experienced Senior Physical Design Engineer with over 10 years of experience in the RTL to GDS flow. This full-time role will be based in Bangalore Karnataka. The ideal candidate will possess strong scripting skills, have hands-on experience with 3nm, 5nm nodes, and have a proven track record in physical design. Key...


  • bangalore, India Sintegra Inc. Full time

    Job Summary: We are seeking a highly experienced Senior Physical Design Engineer with over 10 years of experience in the RTL to GDS flow. This full-time role will be based in Bangalore Karnataka. The ideal candidate will possess strong scripting skills, have hands-on experience with 3nm, 5nm nodes, and have a proven track record in physical design.Key...


  • bangalore, India ACL Digital Full time

    Experience with industry-standard physical design tools (Cadence, Synopsys, Mentor Graphics)Knowledge of advanced process nodes (7nm, 5nm, etc.)Experience with scripting languages such as Python, TCL, or PerlStrong understanding of VLSI design principlesExperience in low-power design techniquesBachelor's or Master's degree in Electrical Engineering or...


  • Bangalore, India ACL Digital Full time

    Full Chip Physical Design Engineer Job Summary: We are seeking a highly motivated and skilled engineer to join our SoC implementation team. You will be responsible for the physical design of complex ASICs and SoCs, working on full-chip floorplanning, integration, and signoff activities to meet aggressive PPA (Power, Performance, Area) goals. Key...