
Static Timing Expert
2 days ago
We are seeking a seasoned expert in Static Timing Analysis to spearhead our ASIC and SoC design verification efforts. As a key member of our engineering team, you will play a pivotal role in ensuring the timing closure and verification of complex digital designs.
Key Responsibilities- You will be responsible for full-chip and block-level timing closure across RTL, synthesis, and physical implementation stages.
- Developing and validating timing constraints (SDC) for blocks, partitions, and full-chip designs is another critical aspect of this role.
- Performing timing analysis using industry-standard tools such as PrimeTime and Tempus will also be an essential part of your responsibilities.
- Collaborating with design and architecture teams to define timing requirements and resolve timing violations is crucial to delivering high-quality designs.
- Analyzing timing scenarios, margins, and corner cases will help us identify potential issues early on.
- A deep understanding of STA tools like Synopsys PrimeTime and Cadence Tempus is a must.
- The ability to write and validate SDC constraints effectively is also required.
- Strong skills in TCL, Perl, and Python for automation will enable you to streamline processes and improve efficiency.
- A solid understanding of synthesis, physical design, and backend flows is necessary for success in this role.
- Experience with timing corners, process variations, and signal integrity is highly valued.
- Familiarity with tools like Genus, Timevision, Fishtail, and Tweaker will broaden your skillset and make you a more versatile engineer.
- A knowledge of UPF, multi-voltage domains, and power gating will enable you to tackle complex design challenges.
- Familiarity with handling PLLs, SerDes, ADC/DAC, GPIO, HSIO will demonstrate your expertise in designing high-performance systems.
- Strong interpersonal skills for cross-functional teamwork are essential for success in this collaborative environment.
- Your ability to guide and mentor junior engineers will help shape the next generation of engineering talent.
- Familiarity with advanced nodes (3nm, 5nm, 7nm, FinFET) will keep you at the forefront of technological advancements.
-
Static Time Analysis Expert
2 days ago
Bengaluru, Karnataka, India beBeeStaticAnalysis Full time ₹ 1,00,00,000 - ₹ 2,00,00,000Job Title: Static Time Analysis EngineerJob Overview:We are seeking a highly skilled Static Time Analysis (STA) expert to join our team. As a STA engineer, you will play a critical role in ensuring the timely closure of complex designs.Main Responsibilities:Timing Analysis & Closure:Perform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP...
-
Static Timing Analysis Lead
3 weeks ago
Bengaluru, Karnataka, India Cloudious Full timeJob Title Static Timing Analysis Lead Location Bengaluru India Experience 7 18 years Industry Semiconductors AI Networking ASIC Design Role Overview We re looking for an experienced and driven Static Timing Analysis STA and Timing Signoff Methodology lead In this role you ll be the expert responsible for defining developing and...
-
Static Timing Analysis Expert Wanted
3 days ago
Bengaluru, Karnataka, India beBeeTiming Full time ₹ 9,00,000 - ₹ 12,00,000Job OpportunityWe are seeking an experienced Static Timing Analysis Engineer to join our team.Responsibilities:Develop and implement timing closure strategies for high-frequency designs.Collaborate with the Front-End (FE) team to develop and refine design constraints.Work closely with partition owners to implement timing ECOs.Stay up-to-date with advanced...
-
Senior Static Timing Architect
2 days ago
Bengaluru, Karnataka, India beBeeTiming Full time ₹ 9,00,000 - ₹ 12,00,000As a seasoned Static Timing Architect, you will be responsible for leading the design and implementation of cutting-edge static timing solutions. This role requires a deep understanding of complex processor architecture, digital design, and verification methodologies.Key Responsibilities:Develop and implement advanced DFT architectures and features in NBIO...
-
Static Timing Analysis Engineer
2 days ago
Bengaluru, Karnataka, India beBeeTiming Full time ₹ 25,00,000 - ₹ 35,00,000We are seeking a seasoned Static Timing Analysis (STA) expert to join our dynamic team.Key ResponsibilitiesDevelop and maintain in-depth expertise in STA tools and methodologies.Collaborate with cross-functional teams to ensure timely project delivery.Analyze and resolve complex timing-related issues.Provide technical guidance and support to junior...
-
DFT Static Timing Lead
1 day ago
Bengaluru, Karnataka, India Advanced Micro Devices (AMD) Full timeJob DescriptionWill have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and...
-
Bengaluru, Karnataka, India beBeeTiming Full time US$ 90,000 - US$ 1,20,000We are seeking an experienced engineer to join our team as a Static Timing Design Engineer.About the RoleThe ideal candidate will have a strong background in physical design and timing analysis, with expertise in static timing analysis, signoff, and multi-corner multi-voltage designs. They will be responsible for working on STA setup and signoff, owning...
-
Lead Static Timing Analysis
2 weeks ago
Bengaluru, Karnataka, India Fiori Technology Solutions Inc Full timeAbout Company: Fiori Technology Solutions Inc is product engineering company with expertise in Semiconductor Design, Embedded systems and AI. With our centers in U.S.A. and India, we are service partners to various fortune 500 companies in the field of Automotive, IOT, Medical Electronics, Consumer Electronics etc. Job Role: We are seeking an experienced...
-
Bengaluru, Karnataka, India beBeeStaticTimingAnalysis Full time ₹ 30,00,000 - ₹ 50,00,000Job Summary:We are seeking a seasoned professional with expertise in Static Timing Analysis (STA) and Synopsys Design Constraints (SDC). The ideal candidate will have strong background in RTL, System Verilog, Perl, Tcl, or Python scripting, as well as experience with front-end EDA design methodologies and logic synthesis tools.About the Role:Collaborate with...
-
STA(Static Timing Analysis) Engineer
2 days ago
Bengaluru, Karnataka, India Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...