Leading Digital Fault Test Engineer

2 weeks ago


Bengaluru, Karnataka, India beBeeDigitalFaultTestEngineer Full time ₹ 15,00,000 - ₹ 25,00,000
Job Title:
Digital Fault Test Engineer
Experience Level: 4+ yearsLocation: Hyderabad/Bangalore

Job Description:

Key Responsibilities:
Develop and implement digital fault test architecture and methodologies for complex ASIC/SoC designs.
Create and verify scan chains (scan insertion, automatic test pattern generation, scan stitching).Implement built-in self-test/logic built-in self-test using industry-standard tools and flows.
Work on boundary scan (IEEE , JTAG implementation and validation.
Create and validate test patterns (ATPG) for stuck-at, transition faults, and path delay faults.
Collaborate with RTL, synthesis, and physical design teams to ensure digital fault test compliance.
Perform fault simulations, coverage analysis, and debug test pattern issues.
Support silicon bring-up, ATE test development, and yield enhancement.
Deliver final test models and documentation for production testing.

Required Skills and Qualifications:


Bachelor's or Master's degree in Electronics, Electrical, or VLSI Design.4+ years of hands-on experience in digital fault test for complex ASIC or SoC projects.

Strong knowledge of scan insertion, automatic test pattern generation, built-in self-test, and boundary scan techniques.

Proficiency with industry tools such as:

Digital Fault Test Tools:
Synopsys DFT Compiler, Tetramax, TetraMAX II, Siemens TessentBuilt-In Self-Test Tools: Synopsys TestMAX/DFTMAX, Tessent BISTSimulation/Debug: Verilog/VHDL, ModelSim, VCS, or QuestaUnderstanding of static timing analysis and timing constraints related to digital fault test insertion.Familiarity with scripting languages like Python, Perl, or Tcl.Solid understanding of digital design concepts and RTL design.

Preferred Qualifications:
Experience in hierarchical digital fault test, RTL-level digital fault test insertion, and low-power digital fault test design.Knowledge of IEEE standards , 1500, 1687).Good communication, teamwork, and problem-solving skills.

Why Choose This Opportunity?
Work on cutting-edge digital fault test for advanced semiconductor nodes.Join a dynamic team in a fast-paced, innovation-driven environment.Competitive compensation and opportunities for career growth.

  • Bengaluru, Karnataka, India beBeeDigitalFaultTolerance Full time ₹ 1,80,00,000 - ₹ 2,50,00,000

    Job SummaryWe are seeking a seasoned Digital Fault Tolerance engineer to lead our design for test team.


  • Bengaluru, Karnataka, India beBeeFault Full time ₹ 20,00,000 - ₹ 25,00,000

    Job OverviewWe are seeking a seasoned digital fault tolerance engineer to lead the development and implementation of advanced techniques.The ideal candidate will have a strong background in scan design, clock architecture, ATPG methodology, and industry-standard tools. Experience with test compression and decompression, as well as stuck-at and at-speed fault...


  • Bengaluru, Karnataka, India beBeeDigitalFaultTolerance Full time ₹ 1,80,00,000 - ₹ 2,40,00,000

    Job RoleExperience: 3+ YearsKey Responsibilities:Design and implement digital fault tolerance architectures for complex system-on-chip (SoC) designs.Develop and execute strategies for scan insertion, automatic test pattern generation (ATPG), memory built-in self-test (MBIST), and boundary scan validation.Collaborate with electronic design automation (EDA)...


  • Bengaluru, Karnataka, India beBeeFaultTolerance Full time ₹ 20,00,000 - ₹ 30,00,000

    Job Title: Fault Tolerance SpecialistThe Fault Tolerance Specialist designs and implements architectures to ensure digital systems can recover from faults. They generate and validate test patterns, and perform memory testing and verification.Key Responsibilities:Develop fault tolerance architectures, including scan insertion and test pattern...


  • Bengaluru, Karnataka, India beBeeFault Full time ₹ 1,50,00,000 - ₹ 2,50,00,000

    Job Title:Digital Fault Tolerant Architect">">About the Role:We are seeking a highly skilled Digital Fault Tolerant Architect to join our team. As a key member of our design team, you will be responsible for developing and implementing digital fault tolerant architecture with a focus on boundary scan and memory test algorithms.">">Key Responsibilities:•...


  • Bengaluru, Karnataka, India beBeeDigitalFaultTolerance Full time ₹ 12,24,000 - ₹ 18,12,000

    Job Title: Digital Fault Tolerance SpecialistExperience Required: 4 to 7 years of expertise in designing and integrating fault tolerance architectures into electronic systems.Design, integrate and optimize Digital Fault Tolerance (DFT) architectures for complex electronic designs.Develop and implement robust RTL edits, SSN/MBIST insertion, and debugging...


  • Bengaluru, Karnataka, India beBeeDftLead Full time ₹ 20,00,000 - ₹ 25,00,000

    Job DescriptionAs a DFT Lead Engineer, you will be responsible for overseeing the entire Digital Fault Tolerance process. This encompasses ensuring seamless integration and verification of DFT logic.Key Responsibilities:More than 7 years of experience in all aspects of DFT, including SCAN/ATPG, MBIST, Boundary Scan.Experience in debugging low coverage and...


  • Bengaluru, Karnataka, India beBeeFault Full time ₹ 1,50,00,000 - ₹ 2,00,00,000

    Job OverviewWe are seeking an experienced Digital Fault Tolerance Specialist to join our team. The ideal candidate will have a strong foundation in Digital Fault Tolerance (DFT) and ASIC design, with expertise in Tcl, Perl, and Shell scripting.The successful candidate will work closely with cross-functional teams to ensure the successful execution of...


  • Bengaluru, Karnataka, India beBeeFault Full time ₹ 1,50,00,000 - ₹ 2,00,00,000

    Digital Fault Tolerant Engineer Opportunity Job Summary:Design and integrate Digital Fault Tolerant (DFT) circuits into digital designs. Key Responsibilities:


  • Bengaluru, Karnataka, India beBeeDft Full time US$ 90,000 - US$ 1,20,000

    Job Title: DFT EngineerExperience Level: 4+ yearsLocation: Hyderabad/BanglaoreJob Description:Key Responsibilities:Develop and implement digital fault tolerance architecture and methodologies for integrated circuits.Insert and verify scan chains (scan insertion, automatic test pattern generation, scan stitching).Implement built-in self-test/logic built-in...