Physical Design Engineer
7 days ago
Overview
Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate, high-energy engineers to help achieve that mission.
As Microsoft's cloud business continues to grow the ability to develop new generation silicon is of paramount importance. To achieve this goal, Microsoft’s Cloud Compute Development Organization (CCDO) is seeking seasoned, passionate, driven and intellectually curious engineers to join our silicon hardware physical design team, covering RTL to GDS methodology, design convergence, and design quality for our projects. We are responsible for delivering cutting-edge, CPU-based custom SOC designs that can perform complex and high-performance functions in the most efficient manner. This team will be involved in numerous projects within Microsoft developing CPU based SOCs silicon for data centres.
Qualifications
BS/MS in Electronics or Electrical or Computer Engineering Min 5+ years of experience in semiconductor design. Great communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams. Proven track record of implementing designs through synthesis, floorplanning, place and route, extraction, timing, and physical verification.Preferred:
Large SoC/CPU/IP design tape-out experience in the latest foundry process nodes. Excellent project management skills and ability to juggle multiple projects at once. Strong understanding of constraints generation, STA, timing optimization, and timing closure. In-depth understanding of design tradeoffs for power, performance, and area. Hands on experience with CTS techniques such as Htree, custom clock tree, Experience of implementing (VA Planning, secondar PG planning) in multi-voltage, multi-powerdomain, and low power designs. Experience and knowledge of formal equivalency checks, LEC, LP, UPF, reliability, SI, and Noise. Experience in EDA tools such as Fusion Compiler, Primetime, StarRC, RedHawk, Formality, etc. Exposure and some hands-on experience with PD flows bring up/setup/flow flush, overall know how of PD-TFM and PD methodology is a big plus Strong problem-solving and data analysis skills Automation skills using scripting languages such as Perl, TCL, or Python.
Responsibilities
In this role, you will be responsible to:
Own execution from synthesis to place and route of partition through all signoff including timing signoff, physical verification, EMIR signoff, Formal Equivalence, and Low Power Verification. Own partition floorplanning for optimizing blocks for Power, Performance and Area. Additionally flow flush PD TFM on few design partitions for early identification of any design PD flow issues before every PD TFM release is proliferated and deployed across all partitions/subchips for PD execution. Partner closely with PD flow/CAD team and PD methodology team to flag & fix PD TFM issues upfront and ensure those are fixed in the next PD TFM release from CAD or are updated in the design project layer (as appropriate). Have close collaboration with RTL team to help drive and resolve design issues related to block closure. Understand tools, flows, and overall design methodology in design construction, signoff, and optimization with a data driven approach. Have good scripting skills in one or more scripting languages (viz., Tcl, Perl). Expertise in Python will be a big plus. Be a disciplined executor and have keen interest in learning and be forthcoming to deliver to requirements of the program, learn from senior team members. Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.Industry leading healthcareEducational resourcesDiscounts on products and servicesSavings and investmentsMaternity and paternity leaveGenerous time awayGiving programsOpportunities to network and connect-
Senior Physical Design Engineer
2 days ago
hyderabad, India Cyient Full timePhysical Design Lead / Sr.Staff Engineer Skills required: Job Title: Physical Design Lead (6 to 15 years ) Job Descriptio n : In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have...
-
Senior Physical Design Engineer
6 days ago
hyderabad, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity,...
-
Senior Physical Design Engineer
2 weeks ago
Hyderabad, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity, Power...
-
Physical Design Engineer
1 month ago
Hyderabad, India MaimsD Technology Full timeJob Title : Physical Design EngineerLocation : Bangalore, Hyderabad, IndiaExperience : 4-10 yearsNotice Period : Immediate to 90 daysJob Type : Full-TimeResponsibilities :- Physical Design Expertise : Demonstrate a deep understanding of industry standards and practices in Physical Design, including Physical-aware synthesis, Floor-planning, and Place &...
-
Senior Physical Design Engineer
2 days ago
Hyderabad, India Cyient Full timePhysical Design Lead / Sr.Staff Engineer Skills required: Job Title: Physical Design Lead (6 to 15 years ) Job Descriptio n :In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have...
-
Senior Physical Design Engineer
2 days ago
hyderabad, India Cyient Full timePhysical Design Lead / Sr.Staff EngineerSkills required: Job Title: Physical Design Lead (6 to 15 years) Job Description: In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on...
-
Senior Physical Design Engineer
1 day ago
Hyderabad, India Cyient Full timePhysical Design Lead / Sr.Staff EngineerSkills required: Job Title: Physical Design Lead (6 to 15 years) Job Description: In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on...
-
Senior Physical Design Engineer
1 day ago
Hyderabad, India Cyient Full timePhysical Design Lead / Sr.Staff EngineerSkills required: Job Title: Physical Design Lead (6 to 15 years) Job Description: In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on...
-
Senior Physical Design Engineer
3 weeks ago
Hyderabad, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
Senior Physical Design Engineer
3 weeks ago
Hyderabad, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity, Power...
-
Senior Physical Design Engineer
3 weeks ago
Hyderabad, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity, Power...
-
Senior Physical Design Engineer
7 days ago
hyderabad, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity, Power...
-
Senior Physical Design Engineer
6 days ago
hyderabad, India MosChip® Full timeResponsibilities: Top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure, and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. Worked on 65nm or lower node...
-
Senior Physical Design Engineer
3 weeks ago
hyderabad, India MosChip® Full timeResponsibilities:Top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure, and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks.Worked on 65nm or lower node...
-
Physical Design Engineers
1 week ago
Hyderabad, India Askexim Services (P) Limited Full timeCompany : a leading Product Engineering company specializing in Semiconductor, Embedded, Artificial Intelligence, and Automotive domains.Location : Bangalore, HyderabadEmployment : Full Time. Permanent on-roll job with the companyNotice Period : Immediate to 90 days noticeExperience : 3 to 18 yearsRequirement Description :Qualifications :...
-
Physical Design Engineer
2 weeks ago
hyderabad, India Microsoft Full timeOverview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing,...
-
Physical Design Engineer
3 months ago
Hyderabad, India Microsoft Full timeOverview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing,...
-
Manager, Physical Design Engineer
4 months ago
hyderabad, India Micron Full timeOur vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR54964 Manager, Physical Design Engineer For more...
-
Manager, Physical Design Engineer
7 days ago
hyderabad, India Micron Full timeOur vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR54964 Manager, Physical Design Engineer For more...
-
Manager, Physical Design Engineer
4 months ago
Hyderabad, India Micron Full timeOur vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR54964 Manager, Physical Design Engineer For more...
