Memory Layout Engineer

1 week ago


bangalore district, India BITSILICA Full time

Exp: 3 to 8 Years

Location: Bangalore

Notice: Immediate - 15 days

✅ Memory Leafcell layout library design from scratch including top level integration.

✅ Good knowledge on different types of memory architectures.

✅ Good knowledge in optimized layout design for better performance.

✅ Sound knowledge & hands on experience in Finfet technology, layout design and DRC limitations.

✅ Proficient in physical verification flow & debug, like DRC, LVS, ERC, Boundary conditions.

✅ Proficient in Cadence Virtuoso layout editor and Calibre physical verification flow



  • bangalore district, India ACL Digital Full time

    Job Title: Memory Layout Engineer Experience: 3+yrs Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory Design Job Summary: We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will...


  • bangalore district, India Capgemini Engineering Full time

    Job Description: 3-8 years of experience in Memory/Custom Layout design. Location: Bangalore Memory Leafcell layout library design from scratch including top level integration. Good knowledge on different types of memory architectures. Good knowledge in optimized layout design for better performance. Sound knowledge & hands on experience in Finfet...


  • bangalore district, India ACL Digital Full time

    ACL Digital is looking for smart and enterprising Memory Layout Engineers to come join us and get an opportunity to do some cutting edge work and also work in a great environment where work is Always Fun and Exciting. Experience: 4 to 5 Years Skills : Having lower node Finfet experience. (10nm & less) Memory compiler layout, SRAM, Register File (RF)...


  • Bangalore, India ACL Digital Full time

    Job Title: Memory Layout Engineer Experience: 3+yrs Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory Design Job Summary: We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be...


  • Bangalore, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role) Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA. Required Skills and Experience : We Prefer graduate or postgraduate from a University or Engineering...


  • bangalore, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...


  • bangalore, India ACL Digital Full time

    Job Title: Memory Layout EngineerExperience: 3+yrs Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory DesignJob Summary:We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...


  • Bangalore, India ACL Digital Full time

    Job Title: Memory Layout Engineer Experience: 3+yrs Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory Design Job Summary: We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The...


  • Bangalore, India ACL Digital Full time

    ACL Digital is looking for smart and enterprising Memory Layout Engineers to come join us and get an opportunity to do some cutting edge work and also work in a great environment where work is Always Fun and Exciting. Experience: 4 to 5 Years Skills : Having lower node Finfet experience. (10nm & less) Memory compiler layout, SRAM, Register File (RF)...


  • Bangalore, India Capgemini Engineering Full time

    Job Description: 3-8 years of experience in Memory/Custom Layout design. Location: Bangalore Memory Leafcell layout library design from scratch including top level integration. Good knowledge on different types of memory architectures. Good knowledge in optimized layout design for better performance. Sound knowledge & hands on experience in Finfet...