Memory layout engineer

5 days ago


Bangalore, India ACL Digital Full time

Job Title: Memory Layout Engineer Experience: 3+yrs Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory Design Job Summary: We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for delivering high-quality, DRC/LVS-clean layouts optimized for performance, area, and power. Key Responsibilities: Design full-custom layouts for memory components like SRAM, ROM, CAM, Register Files, or sense amplifiers. Work closely with circuit designers to understand schematics and translate them into optimized layouts. Floorplanning, transistor-level placement, routing, and matching to meet electrical and physical design constraints. Run physical verification (DRC, LVS, ERC, antenna checks) using industry-standard tools. Perform parasitic extraction (PEX) and assist in post-layout simulation. Ensure layouts meet design rules for process technologies (e.g., 5nm, 7nm, 16nm, 28nm). Implement design automation using SKILL, Python, or Tcl where applicable. Work with cross-functional teams (circuit, verification, CAD) to meet project milestones. Required Skills and Experience: B. E/B. Tech or M. E/M. Tech in Electronics or Electrical Engineering. 3 years of hands-on experience in custom layout design, preferably in memory design. Strong understanding of CMOS layout techniques, matching, shielding, and electromigration. Experience with: Tools: Cadence Virtuoso, Calibre DRC/LVS, Star RC, ICC, QRC Technologies: Advanced Fin FET and planar nodes (28nm and below) Deep understanding of design rules (DRC), LVS, and physical verification sign-off flows. Excellent attention to detail, layout quality, and debugging skills. Preferred Qualifications: Experience in compiler-based memory generation or memory compilers. Exposure to high-speed or low-power memory layout optimization techniques. Experience working with foundry design kits (PDKs) and tape-out processes. Scripting experience in SKILL or Python for layout automation and checks. Why Join Us? Work on next-generation memory designs for AI, mobile, and high-performance computing chips. Be part of a highly skilled layout team with access to leading-edge nodes and tools. Competitive salary, performance bonuses, and long-term growth opportunities. Interested can share Cv to



  • bangalore district, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role) Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA. Required Skills and Experience : We Prefer graduate or postgraduate from a University or Engineering School, in...


  • Bangalore, India 7Rays Semiconductors Full time

    Experience in layout design of leaf cell level and top level (integration) of custom memories example SRAM and Register Files Work closely with circuit designers to understand schematics and translate them into optimized layouts. Good understanding of Floor-planning, placement, matching, routing, parasitics and layout constraints. Good understanding...


  • Bangalore, India ACL Digital Full time

    ACL Digital is looking for smart and enterprising Memory Layout Engineers to come join us and get an opportunity to do some cutting edge work and also work in a great environment where work is Always Fun and Exciting. Experience: 4 to 5 Years Skills : Having lower node Finfet experience. (10nm & less) Memory compiler layout, SRAM, Register File...


  • Bangalore, India Capgemini Engineering Full time

    Job Description: 3-8 years of experience in Memory/Custom Layout design. Location: Bangalore Memory Leafcell layout library design from scratch including top level integration. Good knowledge on different types of memory architectures. Good knowledge in optimized layout design for better performance. Sound knowledge & hands on experience in Finfet...


  • bangalore, India Capgemini Engineering Full time

    Job Description: 3-8 years of experience in Memory/Custom Layout design.Location: Bangalore Memory Leafcell layout library design from scratch including top level integration. Good knowledge on different types of memory architectures. Good knowledge in optimized layout design for better performance. Sound knowledge & hands on experience in Finfet technology,...

  • Memory layout

    5 days ago


    bangalore, India Capgemini Engineering Full time

    Job Description: 3-8 years of experience in Memory/Custom Layout design.Memory Leaf cell layout library design from scratch including top level integration.Good knowledge on different types of memory architectures.Good knowledge in optimized layout design for better performance.Sound knowledge & hands on experience in Finfet technology, layout design and DRC...

  • Memory layout

    4 days ago


    Bangalore, India Capgemini Engineering Full time

    Job Description: 3-8 years of experience in Memory/Custom Layout design. Memory Leaf cell layout library design from scratch including top level integration. Good knowledge on different types of memory architectures. Good knowledge in optimized layout design for better performance. Sound knowledge & hands on experience in Finfet technology, layout...


  • Bangalore, India ACL Digital Full time

    Job Title: Memory Design Engineer Experience Required: 2+ Years Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory IP Job Summary: We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating...


  • Bangalore, India ACL Digital Full time

    Job Title: Memory Design Engineer Experience Required: 2+ Years Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory IP Job Summary: We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating...


  • Bangalore, India ACL Digital Full time

    Job Title: Memory Design Engineer Experience Required: 2+ Years Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory IP Job Summary: We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and...