Design Verification Engineer SOC
23 hours ago
About the Role The role requires a highly skilled verification engineer with a strong background in SoC-level verification. The candidate will be responsible for ensuring the quality and functionality of our ARM-based products through rigorous testing and validation processes. Responsibilities Minimum 5 years of relevant experience in verification, preferably at the SoC level Must have completed at least one SoC-level verification project Strong understanding of ARM M-series core operations Proficient in writing C code for ARM processors Expert in UVM testbench development and test case creation Experience with Cadence and Synopsys VIPs Skilled in debugging using disassembly and Tarmac for ARM cores Solid understanding of AHB and APB interface protocols Expert-level knowledge in DMA, interrupt handling, cache, and interconnect Strong SoC-level debugging skills using Tarmac and waveform analysis Hands-on experience with Cadence simulators and SimVision Familiarity with peripheral protocols like SPI, I2C, I3C, and UART (preferred) Willingness to work onsite from the Bangalore office is mandatory Ability to work independently and take ownership of assigned tasks as an individual contributor Qualifications Education details: Btech/MTech Required Skills Strong understanding of ARM M-series core operations Proficient in writing C code for ARM processors Expert in UVM testbench development and test case creation Experience with Cadence and Synopsys VIPs Skilled in debugging using disassembly and Tarmac for ARM cores Solid understanding of AHB and APB interface protocols Expert-level knowledge in DMA, interrupt handling, cache, and interconnect Strong SoC-level debugging skills using Tarmac and waveform analysis Hands-on experience with Cadence simulators and SimVision Preferred Skills Familiarity with peripheral protocols like SPI, I2C, I3C, and UART
-
SoC Verification Engineer
19 hours ago
bangalore district, India ScaleFlux Full timeVerification Lead Engineer Join the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Lead Verification Engineer taking on IP and SoC level verification challenges. As a Verification Lead with a focus on verification of Multi-core, complex, high performance ASIC, you will work to understand the internal requirements and...
-
SoC Verification Engineer
1 week ago
Bangalore, India ScaleFlux Full timeVerification Lead Engineer Join the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Lead Verification Engineer taking on IP and SoC level verification challenges. As a Verification Lead with a focus on verification of Multi-core, complex, high performance ASIC, you will work to understand the internal requirements and...
-
Senior Design Verification Engineer
6 days ago
bangalore district, India Eximietas Design Full timeWe’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...
-
SoC Verification Engineer
4 days ago
bangalore, India ScaleFlux Full timeVerification Lead EngineerJoin the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Lead Verification Engineer taking on IP and SoC level verification challenges.As a Verification Lead with a focus on verification of Multi-core, complex, high performance ASIC, you will work to understand the internal requirements and...
-
Design Verification Engineer
22 hours ago
bangalore district, India Hays Full timeWe are looking Verification engineer with 5-8 years experience to support our client in Bangalore., Pls share your resume if you have only available within Immediate to max 30 days notice. Mention your notice period details: 30 days Company: Hays () – Payroll Location; Bangalore Role; Verification engineer Payroll; Hays Mode of Interview; 1st round virtual...
-
SOC Verification Engineer
3 days ago
bangalore, India ACL Digital Full timeJob Title: SoC GLS Engineer (Gate-Level Simulation) – UVM Expertise Required Location: Bangalore / Noida Notice Period: Immediate Joiners OnlyJob DescriptionWe are looking for an experienced SoC GLS (Gate-Level Simulation) Engineer with strong hands-on expertise in UVM-based verification. The ideal candidate will have deep understanding of SoC design...
-
SOC Verification Engineer
19 hours ago
bangalore, India ACL Digital Full time🔹 Job Title: SoC GLS Engineer (Gate-Level Simulation) – UVM Expertise Required🔹 Location: Bangalore / Noida🔹 Notice Period: Immediate Joiners OnlyJob DescriptionWe are looking for an experienced SoC GLS (Gate-Level Simulation) Engineer with strong hands-on expertise in UVM-based verification. The ideal candidate will have deep understanding of SoC...
-
Senior Verification Engineer
1 week ago
bangalore, India beBeeVerification Full timeJob TitleSenior Verification Engineer - SoC DesignAs a Senior SoC Design Verification Engineer, you will be responsible for leading the development and execution of comprehensive verification strategies to ensure the quality and reliability of complex ASIC designs.Key ResponsibilitiesDesign and implement verification environments using System Verilog and UVM...
-
SOC Verification Engineer
1 day ago
Bangalore, India ACL Digital Full timeJob Title: SoC GLS Engineer (Gate-Level Simulation) – UVM Expertise Required Location: Bangalore / Noida Notice Period: Immediate Joiners Only Job Description We are looking for an experienced SoC GLS (Gate-Level Simulation) Engineer with strong hands-on expertise in UVM-based verification . The ideal candidate will have deep understanding of SoC design...
-
Lead SoC Verification engineer
2 weeks ago
bangalore district, India Eteros Technologies Full timeEteros Technolgies is Seeking a Senior/ Lead Verification Engineer with strong expertise in simulation environment migration, debugging, and coverage analysis . The role involves migrating IP and SoC-level verification environments between Cadence Xcelium and Synopsys VCS , ensuring simulation stability, functional correctness, and coverage closure for...
