Static Timing Analysis
1 day ago
Static Timing Analysis (STA) Engineer Job Description
Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and physical design teams to achieve the target operating frequency and performance metrics.
Key Responsibilities
- Timing Sign-off and Analysis
- Timing Closure Ownership: Drive all aspects of timing closure from pre-layout to post-layout for blocks, sub-systems, and/or the full chip.
- Constraint Management: Develop, validate, and maintain Synopsys Design Constraints (SDC) and timing constraints for all functional and test modes (e.g., Scan, MBIST).
- MMMC Analysis: Perform comprehensive timing analysis across multiple operating corners (Process, Voltage, Temperature - PVT) and various modes (Multi-Mode Multi-Corner).
- Critical Path Identification: Analyze timing reports to identify and debug critical paths and resolve all Setup and Hold violations.
- Signal Integrity (SI) & Noise: Incorporate advanced timing effects such as on-chip variation (OCV), signal integrity (crosstalk), and voltage drop (IR-drop aware STA) into the sign-off process.
Required Qualifications and Skills
Education
- Bachelor's or Master's degree in Electrical Engineering (EE), Electronics Engineering, VLSI, or a related field.
Technical Skills & Experience
- Experience: 3+ years of experience in physical design, with a proven track record of tape-outs in advanced process nodes (e.g., 16nm, 7nm, 5nm, or lower).
- EDA Tools: Expert proficiency with industry-standard Electronic Design Automation (EDA) tools from vendors like Synopsys (e.g., Fusion Compiler, ICC2, Primetime), Cadence (e.g., Innovus), or Mentor Graphics.
Soft Skills
- Excellent analytical, debugging, and problem-solving skills.
- Strong verbal and written communication skills.
- Ability to work effectively in a team environment and collaborate across different engineering disciplines.
Experience Level :- 3yrs to 15yrs
Notice Period :- Immediate to 60 Days
Work Location :- Bangalore
Mode of Work :- WFO
Employment Type :- Permanent
-
STA(Static Timing Analysis) Engineer
1 day ago
bangalore district, India Capgemini Engineering Full timeExperience : 5+years Location : Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and...
-
Static Timing Analysis
1 day ago
bangalore, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...
-
Sta(static timing analysis) engineer
5 days ago
Bangalore, India Capgemini Engineering Full timeExperience : 5+years Location : Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or So C designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and...
-
STA(Static Timing Analysis) Engineer
1 week ago
Bangalore, India Capgemini Engineering Full timeExperience : 5+years Location : Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages...
-
STA(Static Timing Analysis) Engineer
1 week ago
bangalore, India Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
Synthesis and Static Timing Analysis
1 week ago
bangalore, India Eteros Technologies Full timeCompany: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...
-
Synthesis and Static Timing Analysis
1 day ago
bangalore, India Eteros Technologies Full timeCompany: Eteros Technologies India Private Limited Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst The...
-
STA Engineer
1 week ago
Bangalore, India ACL Digital Full timeLooking for STA Engineer. Exp.-5+yrs. Job Location- Bangalore/Hyderabad/remote. Notice Period- Prefer Immediate joiner or less notice period. Netlist and constraint sign in checks and validation. Prime time constraint generation/development at Top level, full chip level and clean up. Multimode multi corner timing knowledge and timing closure at...
-
Lead Analysis Engineer
4 days ago
Bangalore, India Tessolve Full timeWith 3200+ employees worldwide, Tessolve provides a one-stop-shop solution with full-fledged hardware and software capabilities, including its advanced silicon and system testing labs. Tessolve offers a Turnkey ASIC Solution, from design to packaged parts. Tessolves design services include solutions on advanced process nodes with a healthy eco-system...
-
Staff Performance Analysis Engineer
6 days ago
Bangalore, India Synopsys Inc Full timeSr/Staff DFT Solutions Engineer: We're looking for DFT Solutions Engineer to join our team. The engineer works in a project-oriented environment to deliver complex DFT flows and methodologies across varying industry segments like Autonomous Transportation, Mission critical AI, High performance computing and Mobile networking. The engineer also interacts with...
