Layout Design Engineer

5 hours ago

Noida India Thalia Design Automation Full time

Job Description

Company Description

Thalia is a venture-funded technology business with facilities in Cwmbran, United Kingdom; Hyderabad, India; and Cologne, Germany. The company provides analog and mixed signal design solutions for integrated circuit (IC) manufacturers and IP companies utilizing unique design automation technology and strong value-added services capabilities. With support from investors like Mercia Fund Management and Finance Wales, along with grants from Innovate UK and The Welsh Government, Thalia enables customers to migrate designs, generate portfolios, and develop faster IPs, achieving reduced design cycles, lower costs, and shorter time to market. Thalia has successfully delivered numerous RF and baseband applications in collaboration with Tier 1 and Tier 2 vendors.

Role Description

This is a full-time on-site role for a Layout Design Engineer. The position is located in NCR region, India. We are looking for a skilled and detail-oriented Analog Layout Engineer with hands-on experience in CMOS and FinFET process technologies up to 4nm process node. The ideal candidate will be responsible for full-custom layout design and physical verification of analog and mixed-signal IPs, ensuring high performance of analog circuits in state-of-the-art CMOS process technologies

Location: Noida/NCR, India

Experience: 2-4 Years

Qualification: B.E / B.Tech / M.Tech

Key Responsibilities:

- Perform full-custom layout of analog and mixed-signal circuit blocks such as PLLs, ADCs, DACs, LDOs, Bandgap references, and other analog IP.
- Work closely with circuit designers to understand design intent and optimize for performance, area, and yield.
- Implement layout in advanced process nodes including CMOS (e.g., 28nm, 16nm) and FinFET (e.g., 12nm, 8nm, 4nm) technologies.
- Conduct floorplanning, device matching, shielding, routing, and parasitic-aware layout for high-performance analog blocks.
- Perform DRC, LVS, ERC, and parasitic extraction (PEX) using industry-standard tools.
- Participate in design reviews and collaborate with cross-functional teams to meet project milestones and quality requirements.
- Apply layout best practices to minimize mismatch, noise, and electromigration issues.
- Ensure design robustness against process, voltage, and temperature (PVT) variations.

Required Qualifications:

- Bachelor's or Master's degree in Electrical Engineering or related field.
- 3+ years of experience in analog/mixed-signal layout in advanced CMOS and FinFET nodes.
- Strong knowledge of layout tools such as Cadence Virtuoso, Calibre, PVS, or equivalent.
- In-depth understanding of layout-dependent effects (LDE), matching techniques, and analog layout optimization.
- Familiarity with EM/IR analysis, antenna effects, and ESD layout guidelines.
- Experience working with high-speed and low-power analog design is a strong plus.
- Excellent communication and collaboration skills.

Preferred Skills:

- Experience with automated layout generation tools (e.g., SKILL, Tcl scripting).
- Knowledge of digital place & route flows and mixed-signal floorplanning.
- Experience with chip-level integration and top-level verification.

  • Layout Design Engineer

    5 days ago

    Noida, Uttar Pradesh, India Thalia Design Automation Full time ₹ 8,00,000 - ₹ 18,00,000 per year

    Company DescriptionThalia is a venture-funded technology business with facilities in Cwmbran, United Kingdom; Hyderabad, India; and Cologne, Germany. The company provides analog and mixed signal design solutions for integrated circuit (IC) manufacturers and IP companies utilizing unique design automation technology and strong value-added services...

  • Analog Layout Engineers

    3 weeks ago

    india ACL Digital Full time

    Hi All,Title : Analog Layout Engineer Exp Level:3+ yrs Location: BangaloreJob Description: Design and development of full custom analog/mixed-signal layout at block and top level. Strong expertise in analog layout techniques for circuits such as ADC, DAC, PLL, LDO, Bandgap, etc. Hands-on experience with layout tools like Cadence Virtuoso, Calibre, and Mentor...

  • Analog Layout Engineer

    2 weeks ago

    india ACL Digital Full time

    Analog Layout EngineerRequired Qualifications: Bachelor’s or Master’s degreeinElectrical Engineering ,Computer Engineering , or a related field. 4+ years of experienceinanalog layout designwith a focus onTSMC 7nm ,5nm , and3nmprocess technologies. Proficiency withCadence Virtuoso ,Mentor Graphics ,Synopsys IC Compiler , or equivalent analog layout...

  • Analog Layout Engineer

    4 weeks ago

    India ACL Digital Full time

    Analog Layout EngineerRequired Qualifications:Bachelor's or Master's degreeinElectrical Engineering ,Computer Engineering , or a related field.4+ years of experienceinanalog layout designwith a focus onTSMC 7nm ,5nm , and3nmprocess technologies.Proficiency withCadence Virtuoso ,Mentor Graphics ,Synopsys IC Compiler , or equivalent analog layout...

  • Layout Engineer

    3 days ago

    Noida, India ACL Digital Full time

    Memory Layout Design: Create and optimize physical layouts for memory components (e.G., SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools. Ensure that the memory design meets specifications for area, power, performance, and manufacturability. Memory Optimization: Work on layout optimizations for area,...

  • Layout Design, Staff Engineer

    4 weeks ago

    Noida, Uttar Pradesh, India Synopsys Full time

    and RequirementsQualifications Key Qualifications B tech M tech with 6-8 years of experience in SERDES High Speed Analog layout design experience Independent self-motivating Analog layout Engineer with fast ramp up capabilities on new technologies and have good hands-on experience on latest technologies Job Responsibilities Efficiently handle the...

  • Memory Layout Engineer

    3 weeks ago

    india ACL Digital Full time

    Experience :3 to 8 years Location :Hyderabad/NoidaRole and Responsibilities: Responsible for Memory Compiler layout development and verification.· Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.· Perform layout verification like LVS/ DRC/ Latchup,...

  • Memory Layout Engineer

    4 weeks ago

    India ACL Digital Full time

    Experience :3 to 8 yearsLocation :Hyderabad/NoidaRole and Responsibilities:Responsible for Memory Compiler layout development and verification.·Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·Perform layout verification like LVS/ DRC/ Latchup, quality...

  • Senior Memory Layout Engineer

    1 week ago

    Noida, Uttar Pradesh, India Qualcomm Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    General Summary:Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies...

  • Analog Layout Engineer

    2 weeks ago

    Bengaluru, India Capgemini Engineering Full time

    Job Description Experience: 5+years Location: Bangalore Job Description: - 5 to 12 years of Semiconductor industry experience in Custom Mixed-Signal layout design with a bachelors degree in electrical/Electronic Engineering. - Able to deliver Custom analog layouts independently from schematic to layout generation, estimating the area, optimizing...