Senior Memory Layout Engineer

16 hours ago


Noida, Uttar Pradesh, India Qualcomm Full time ₹ 15,00,000 - ₹ 25,00,000 per year

General Summary:

Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies designs using different tools and techniques to identify and troubleshoot issues, and stays abreast of new verification methods. Works with multiple internal and external stakeholders to align on projects, provide updates, and resolve issues.

Minimum Qualifications:

Bachelor's degree in Electrical Engineering, Computer Science, Mathematics, Electronic Engineering, or related field and 2+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

OR

Associate's degree in Computer Science, Mathematics, Electrical Engineering or related field and 4+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

OR

High School diploma or equivalent and 6+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

2+ years of experience using layout design and verification tools (e.g., cadence, LVS, rmap).

2-5 years of experience in Custom layout and Memory Layout design.

Memory Leafcell layout library design from scratch including top level integration.

Good knowledge on different types of memory architectures and compilers

Good knowledge in optimized layout design for better performance.

Sound knowledge & hands on experience in Finfet technology, DRC limitations and work closely with CAD engineers for better customization of DRC and tiling layout.

Proficient in physical verification flow & debug, like DRC, LVS, ERC, Boundary conditions.

Proficient in Cadence Virtuoso layout editor and Calibre physical verification flow

Proficient in SKILL and PERL for custom tiling and automations

You may e-mail or call Qualcomm's toll-free number found .



  • Noida, Uttar Pradesh, India ACL Digital Full time

    ACL Digital is looking for a 1.Memory Layout Engineer with 2+ years of Exp for Noida 2.Memory Design Engineer with 2+ years of Exp for Noida Interested share cv to


  • Noida, Uttar Pradesh, India ACL Digital Full time

    Memory Layout Design: Create and optimize physical layouts for memory components (e.g., SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools. Ensure that the memory design meets specifications for area, power, performance, and manufacturability.Memory Optimization: Work on layout optimizations for area,...


  • Noida, Uttar Pradesh, India ACL Digital Full time

    Memory Layout Design: Create and optimize physical layouts for memory components (e.g., SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools. Ensure that the memory design meets specifications for area, power, performance, and manufacturability. Memory Optimization: Work on layout optimizations for area,...


  • Noida, Uttar Pradesh, India ACL Digital Full time

    - Experience : 3 to 8 years- Location : Hyderabad/NoidaRole and Responsibilities:- Responsible for Memory Compiler layout development and verification.·- Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·- Perform layout verification like LVS/ DRC/...


  • Noida, Uttar Pradesh, India ACL Digital Full time

    Experience : 3 to 8 years Location : Hyderabad/Noida Role and Responsibilities: Responsible for Memory Compiler layout development and verification.· Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.· Perform layout verification like LVS/ DRC/ Latchup,...


  • Noida, Uttar Pradesh, India beBeeMemory Full time US$ 1,50,000 - US$ 2,00,000

    Job Summary:We are seeking a highly skilled Memory Design Engineer to join our team.Design and Develop Memory SolutionsLead Circuit Design, Simulation, and VerificationCollaborate with Engineers for Automation and Verification WorkflowsDrive Innovation in Memory DesignAbout the Role:This role is responsible for designing and developing high-performance...


  • Noida, Uttar Pradesh, India beBeeMemory Full time ₹ 15,00,000 - ₹ 20,00,000

    Memory Design EngineerThe ideal candidate will have extensive hands-on experience with full-custom memory design and architectures, as well as a strong understanding of characterization, layout design, net-listers, and SRAM design verification.8+ years of experience in designing and verifying complex memory structuresExpertise in working with advanced nodes...


  • Noida, Uttar Pradesh, India beBeeDesign Full time ₹ 2,00,00,000 - ₹ 2,50,00,000

    Memory Design Engineer Job DescriptionThis is a job opportunity for an experienced Memory Design Engineer to work on full custom Memory design & architectures, Characterization, Layout design, net-listers, complete SRAM Design verification at compiler level (not only at instance level) covering both design and layouts.About the RoleDevelop and optimize...


  • Noida, Uttar Pradesh, India beBeeExpert Full time ₹ 15,00,000 - ₹ 28,00,000

    Embedded Memory Design Expert">We are seeking an exceptional Embedded Memory Design Engineer to join our team. As a Staff Engineer, you will be responsible for designing and implementing optimum low-power and area-efficient embedded memory circuits and architectures.Key responsibilities include developing multi-port SRAM/register file architectures and...


  • Noida, Uttar Pradesh, India Incise Infotech Full time ₹ 1,04,000 - ₹ 1,30,878 per year

    Candidate should have worked in memory domain and preferably candidate should have worked on Memory characterization, design and validation.Candidate should be familiar with layout parasitic extraction and challenges in deep submicron technologies.Candidates should be familiar with Spice decks and should be able to write spice decks, stimulus and test...