
Layout Engineer
3 days ago
Create and optimize physical layouts for memory components (e.G., SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools. Ensure that the memory design meets specifications for area, power, performance, and manufacturability. Memory Optimization:
Work on layout optimizations for area, speed, and power consumption. Collaborate with design and architecture teams to implement memory features that enhance the overall system performance.
Design Rule Checks (DRC) & Layout Versus Schematic (LVS):
Perform thorough design rule checks (DRC) and layout versus schematic (LVS) checks to ensure that memory layouts comply with foundry design rules and pass all required checks before tape-out.
-
Layout Design Engineer
5 days ago
Noida, Uttar Pradesh, India Thalia Design Automation Full time ₹ 8,00,000 - ₹ 18,00,000 per yearCompany DescriptionThalia is a venture-funded technology business with facilities in Cwmbran, United Kingdom; Hyderabad, India; and Cologne, Germany. The company provides analog and mixed signal design solutions for integrated circuit (IC) manufacturers and IP companies utilizing unique design automation technology and strong value-added services...
-
Memory Layout Engineer
2 weeks ago
Noida, India ACL Digital Full time- Experience : 3 to 8 years- Location : Hyderabad/NoidaRole and Responsibilities:- Responsible for Memory Compiler layout development and verification.·- Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·- Perform layout verification like LVS/ DRC/...
-
Memory Layout Engineer
2 weeks ago
Noida, India ACL Digital Full time- Experience : 3 to 8 years- Location : Hyderabad/NoidaRole and Responsibilities:- Responsible for Memory Compiler layout development and verification.·- Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·- Perform layout verification like LVS/ DRC/...
-
Memory Layout Engineer
1 week ago
Noida, India ACL Digital Full timeExperience : 3 to 8 yearsLocation : Hyderabad/NoidaRole and Responsibilities:Responsible for Memory Compiler layout development and verification.·Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·Perform layout verification like LVS/ DRC/ Latchup,...
-
Memory Layout Engineer
2 weeks ago
Noida, India ACL Digital Full timeACL Digital is looking for a1.Memory Layout Engineer with 2+ years of Exp for Noida2.Memory Design Engineer with 2+ years of Exp for NoidaInterested share cv to
-
Memory Layout Engineer
2 weeks ago
Noida, India ACL Digital Full timeACL Digital is looking for a1.Memory Layout Engineer with 2+ years of Exp for Noida2.Memory Design Engineer with 2+ years of Exp for NoidaInterested share cv to
-
Memory Layout Engineer
3 weeks ago
Noida, India ACL Digital Full timeExperience : 3 to 8 yearsLocation : Hyderabad/NoidaRole and Responsibilities: Responsible for Memory Compiler layout development and verification.·Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·Perform layout verification like LVS/ DRC/ Latchup,...
-
Memory Layout Engineer
2 weeks ago
Noida, India ACL Digital Full timeExperience : 3 to 8 years Location : Hyderabad/Noida Role and Responsibilities: Responsible for Memory Compiler layout development and verification.· Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.· Perform layout verification like LVS/ DRC/...
-
Memory Layout Engineer
21 hours ago
Noida, India ACL Digital Full timeExperience : 3 to 8 yearsLocation : Hyderabad/NoidaRole and Responsibilities: Responsible for Memory Compiler layout development and verification.·Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·Perform layout verification like LVS/ DRC/ Latchup,...
-
Senior Memory Layout Engineer
1 week ago
Noida, Uttar Pradesh, India Qualcomm Full time ₹ 15,00,000 - ₹ 25,00,000 per yearGeneral Summary:Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies...