High Salary Design Verification Engineer

3 weeks ago

Pune, Maharashtra, India Alphawave Semi Full time
Job Description

The Opportunity

We&aposre looking for the Wavemakers of tomorrow.

Alphawave Semi enables tomorrows future by accelerating the critical data communication at the heart of our digital world from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.

Our IP Scaling (IPS) organization is focused on creating customized IP for Alphawave Semi&aposs expanding customer base. We deliver industry-leading high-speed interconnect solutions tailored to specific requirements across a wide variety of use-cases including High Performance Computing and Artificial Intelligence. We are looking for an enthusiastic Design Verification Engineer to join our fun and dynamic team of experienced innovators.

What you&aposll do:

- Own the end-to-end verification of new customer features
- Review design specifications and devise verification plans
- Build testbenches and analyze test failures to uncover design bugs
- Facilitate bit-matching of RTL design and MATLAB system models
- Integrate 3rd party VIPs for compliance testing of standard protocols
- Build releases of our design IP for customers
- Support post-silicon validation and bring-up activities
- Take on opportunities to lead, plan, and coordinate tasks with team members
- Collaborate closely with Design, Systems, Analog, FW, and PD teams
- Contribute to the continuous improvement of verification methodologies and processes

What you&aposll need:

- 5+ years of ASIC design verification experience
- An applied understanding of UVM and verification techniques
- Experience with constrained-random verification in SystemVerilog and UVM
- Formal Verification, and Power-aware UPF verification techniques
- Tools/Languages - SystemVerilog, UVM, Python, Perl, C/C++, GNU Make
- Verification experience in SerDes PHY, DSP, and Analog mixed signal is desirable
- Knowledge in Ethernet and PCIe standards is desirable

&apos&aposWe have a flexible work environment to support and help employees thrive in personal and professional capacities'

As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:

- Competitive Compensation Package
- Restricted Stock Units (RSUs)
- Provisions to pursue advanced education from Premium Institute, eLearning content providers
- Medical Insurance and a cohort of Wellness Benefits
- Educational Assistance
- Advance Loan Assistance
- Office lunch & Snacks Facility

Equal Employment Opportunity Statement

Alphawave Semi is an equal opportunity employer, welcoming all applicants regardless of age, gender, race, disability, or other protected characteristics. We value diversity and provide accommodations during the recruitment process.

  • Design Verification Engineer

    4 weeks ago

    Pune, Maharashtra, India Nurotech circuits private limited Full time

    Tips: UVM, Design Verification.Responsibilities- Develop UVM interface agents from scratch and integrate them into the testbench.- Develop sequences, testcases, functional coverage as per testplan.- Develop testplan by reading the specification in detail, present to the verification and design teams.- Understand the existing complex testbench and update it...

  • Senior Design Verification Engineer Position

    24 hours ago

    Pune, Maharashtra, India beBeeVerification Full time ₹ 1,08,00,000 - ₹ 2,16,00,000

    Design Verification Engineer OpportunityWe are seeking a skilled Design Verification Engineer to join our dynamic team. This role offers an exciting chance to work on senior design verification projects, utilizing your expertise in UVM/SV.

  • Design Verification Engineer

    4 weeks ago

    Pune, Maharashtra, India Nurotech circuits private limited Full time

    Tips: UVM, Design Verification.ResponsibilitiesDevelop UVM interface agents from scratch and integrate them into the testbench.Develop sequences, testcases, functional coverage as per testplan.Develop testplan by reading the specification in detail, present to the verification and design teams.Understand the existing complex testbench and update it to add...

  • Senior Design Verification Engineer

    4 weeks ago

    Pune, Maharashtra, India Espressif Systems Full time

    About CompanyEspressif Systems (688018) is a public multinational, fabless semiconductor company established in 2008, with headquarters in Shanghai and offices in Greater China, India and Europe. We have a passionate team of engineers and scientists from all over the world, focused on developing cutting-edge WiFi-and-Bluetooth, low-power IoT solutions. We...

  • Senior Design Verification Engineer

    1 week ago

    Pune, Maharashtra, India Espressif Systems Full time

    About Company Espressif Systems (688018) is a public multinational, fabless semiconductor company established in 2008, with headquarters in Shanghai and offices in Greater China, India and Europe. We have a passionate team of engineers and scientists from all over the world, focused on developing cutting-edge WiFi-and-Bluetooth, low-power IoT solutions. We...

  • Design Verification Engineer

    3 days ago

    Pune, Maharashtra, India VeriFast Technologies Full time

    7+ experience in verification with strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodologyExperience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPISolid understanding of digital hardware design and Verilog HDL.Detailed understanding and experience of the current...

  • Design Verification Engineer

    4 weeks ago

    Pune, Maharashtra, India VeriFast Technologies Full time

    7+ experience in verification with strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodologyExperience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPISolid understanding of digital hardware design and Verilog HDL.Detailed understanding and experience of the current...

  • Design Verification Engineer

    4 days ago

    Pune, Maharashtra, India VeriFast Technologies Full time

    1. 7+ experience in verification with strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodology2. Experience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPI3. Solid understanding of digital hardware design and Verilog HDL.4. Detailed understanding and experience of the...

  • Design Verification Engineer

    4 days ago

    Pune, Maharashtra, India VeriFast Technologies Full time

    7+ experience in verification with strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodologyExperience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPISolid understanding of digital hardware design and Verilog HDL.Detailed understanding and experience of the current...

  • Design Verification Engineer

    4 weeks ago

    Pune, Maharashtra, India VeriFast Technologies Full time

    1. 7+ experience in verification with strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodology2. Experience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPI3. Solid understanding of digital hardware design and Verilog HDL.4. Detailed understanding and experience of the...