Senior Design Verification Engineer Position

About CompanyEspressif Systems (688018) is a public multinational, fabless semiconductor company established in 2008, with headquarters in Shanghai and offices in Greater China, India and Europe. We have a passionate team of engineers and scientists from all over the world, focused on developing cutting-edge WiFi-and-Bluetooth, low-power IoT solutions. We...

About Company Espressif Systems (688018) is a public multinational, fabless semiconductor company established in 2008, with headquarters in Shanghai and offices in Greater China, India and Europe. We have a passionate team of engineers and scientists from all over the world, focused on developing cutting-edge WiFi-and-Bluetooth, low-power IoT solutions. We...

Tips: UVM, Design Verification.Responsibilities- Develop UVM interface agents from scratch and integrate them into the testbench.- Develop sequences, testcases, functional coverage as per testplan.- Develop testplan by reading the specification in detail, present to the verification and design teams.- Understand the existing complex testbench and update it...

Tips: UVM, Design Verification.ResponsibilitiesDevelop UVM interface agents from scratch and integrate them into the testbench.Develop sequences, testcases, functional coverage as per testplan.Develop testplan by reading the specification in detail, present to the verification and design teams.Understand the existing complex testbench and update it to add...

Position : Senior Engineer - Riser AnalysisJob location : Pune Description : The candidate would be required to take up the following activities: • Design and FEED studies• SURF detailed engineering packages• Independent design verification analysis• Expertise in hydrodynamics, vortex induced vibrations, structure in any type of riser/umbilical...

Tips: UVM, Design Verification.Responsibilities- Senior DV engineer to develop UVM/SV-based testbench- Good knowledge of SV/UVM is a must.- Should have developed UVM/SV components like driver/monitor/scoreboard,- Individual contributor role- Exposure to protocols like AMBA, Serial protocols, PCIe, EthernetQualifications- 6 to 8 years of DV experience...

JD Design Verification• Understanding the business requirements and functional specifications of the IPs, subsystems and SOC• Creating Verification Environment Architecture document• Reviewing and Revising: working towards meeting agreed upon acceptance criteria• Developing code in System Verilog, UVM (Universal Verification Methodology), C for Unit,...

7+ experience in verification with strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodologyExperience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPISolid understanding of digital hardware design and Verilog HDL.Detailed understanding and experience of the current...

7+ experience in verification with strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodologyExperience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPISolid understanding of digital hardware design and Verilog HDL.Detailed understanding and experience of the current...

1. 7+ experience in verification with strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodology2. Experience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPI3. Solid understanding of digital hardware design and Verilog HDL.4. Detailed understanding and experience of the...