
Lead STA
4 weeks ago
EXp- 5- 12 Yrs
Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.
• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.
• Contribute to design methodology, flow automation.
• Innovate & implement Power, Performance and Area optimization techniques.
• Participate in IP release to customers and support team on standardize & document learnings.
Key Skills: Netlist-GDS physical design, 7nm+ Technology nodes, CTS and Custom Clocking, STA, PV, scripting tcl & python.
Minimum qualifications:
• Bachelor's degree in Electronics or equivalent practical experience.
• 3+ years of experience and in depth knowledge on Netlist-GDS physical design.
• Experience on sub 7nm tech nodes.
• Good hands on experience on scripting tcl & python.
Preferred qualifications:
• Experience in hardening DDR PHY designs.
• Experience in physical synthesis and constraints design.
• Experience in Cadence tools Innovus, Genus, Tempus & Voltus.
• Experience in RDL routing, PERC ESD checks.
• Lower Tech node N3, Samsung N5,N4 knowledge is a plus.
-
STA Lead
2 weeks ago
Bengaluru, Karnataka, India Xanika Infotech Full timeFull-Chip STA EngineerWe are seeking an experienced Full-Chip STA Engineer to drive timing closure and sign-off across the entire SoC/ASIC design. The role requires expertise in multi-block integration, multi-mode/multi-corner analysis, and sign-off methodology for advanced technology nodes.Key Responsibilities : - Perform full-chip static timing analysis...
-
Senior/Lead STA engineer
4 days ago
Bengaluru, Karnataka, India Wafer Space - An ACL Digital Company Full timeWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: Wafer Space – An ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeWafer Space, a leading VLSI design services company and part of ACL Digital , is looking for Senior Static Timing Analysis (STA) Engineers with solid...
-
Senior/Lead STA engineer
4 weeks ago
Bengaluru, Karnataka, India Wafer Space - An ACL Digital Company Full timeWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: Wafer Space – An ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeWafer Space, a leading VLSI design services company and part of ACL Digital , is looking for Senior Static Timing Analysis (STA) Engineers with solid...
-
Senior/Lead STA engineer
20 hours ago
Bengaluru, Karnataka, India ACL Digital Full timeWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs. If you're an STA expert who...
-
Senior/Lead STA engineer
1 day ago
Bengaluru, Karnataka, India ACL Digital Full timeWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.If you're an STA expert who thrives in...
-
Senior/Lead STA engineer
4 weeks ago
Bengaluru, Karnataka, India Wafer Space - An ACL Digital Company Full timeWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: Wafer Space – An ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time Wafer Space, a leading VLSI design services company and part of ACL Digital , is looking for Senior Static Timing Analysis (STA) Engineers with solid...
-
STA Lead
4 days ago
Bengaluru, Karnataka, India ACL Digital Full timeTechnical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like...
-
Sta lead
4 days ago
Bengaluru, Karnataka, India ACL Digital Full timeTechnical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like...
-
STA Lead
2 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeTechnical Skills: Well versed with the timing closure (STA), timing closure methodologies. Pre/Post-layout constraint development to timing closure. Handshake with the design team and develop functional/DFT constraints. IP level constraint integration. Multi-voltage/Switching aware corner definitions. RC/C model selection understanding. Abstraction...
-
STA Lead
2 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeTechnical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like...