STA Lead

2 weeks ago


Bengaluru, Karnataka, India Xanika Infotech Full time

Full-Chip STA Engineer

We are seeking an experienced Full-Chip STA Engineer to drive timing closure and sign-off across the entire SoC/ASIC design. The role requires expertise in multi-block integration, multi-mode/multi-corner analysis, and sign-off methodology for advanced technology nodes.

Key Responsibilities :

- Perform full-chip static timing analysis for all functional and test modes across multiple PVT corners.

- Own SDC constraint generation, validation, and refinement at top-level.

- Collaborate with block-level STA, physical design, synthesis, and clock teams to achieve timing closure.

- Debug and resolve full-chip setup/hold violations through ECOs, floorplan changes, and clock optimizations.

- Conduct MMMC (Multi-Mode, Multi-Corner) timing analysis, including OCV, AOCV, and POCV variations.

- Integrate timing reports from multiple blocks, perform hierarchical timing closure, and ensure sign-off compliance.

- Work with DFT teams to analyze scan shift and at-speed test timing.

- Automate report generation, violation tracking, and closure metrics using Tcl, Perl, or Python.

- Provide guidance on timing budgets for IP/block owners.

- Interface with foundries and EDA vendors to resolve tool and library issues.

(ref:hirist.tech)

  • Bengaluru, Karnataka, India Wafer Space - An ACL Digital Company Full time

    We're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: Wafer Space – An ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeWafer Space, a leading VLSI design services company and part of ACL Digital , is looking for Senior Static Timing Analysis (STA) Engineers with solid...

  • Lead STA

    4 weeks ago


    Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    BE /BtechEXp- 5- 12 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.• Contribute to design methodology, flow automation.• Innovate & implement Power, Performance and Area optimization...


  • Bengaluru, Karnataka, India Wafer Space - An ACL Digital Company Full time

    We're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: Wafer Space – An ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeWafer Space, a leading VLSI design services company and part of ACL Digital , is looking for Senior Static Timing Analysis (STA) Engineers with solid...

  • Lead STA

    2 weeks ago


    Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    BE /Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area...


  • Bengaluru, Karnataka, India ACL Digital Full time

    We're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.If you're an STA expert who thrives in...


  • Bengaluru, Karnataka, India ACL Digital Full time

    We're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs. If you're an STA expert who...


  • Bengaluru, Karnataka, India Wafer Space - An ACL Digital Company Full time

    We're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: Wafer Space – An ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time Wafer Space, a leading VLSI design services company and part of ACL Digital , is looking for Senior Static Timing Analysis (STA) Engineers with solid...

  • STA Lead

    4 days ago


    Bengaluru, Karnataka, India ACL Digital Full time

    Technical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like...

  • Sta lead

    5 days ago


    Bengaluru, Karnataka, India ACL Digital Full time

    Technical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like...

  • STA Lead

    2 weeks ago


    Bengaluru, Karnataka, India ACL Digital Full time

    Technical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like...