![Alp Consulting Ltd.](https://media.trabajo.org/img/noimg.jpg)
Rtl Design Engineer
1 month ago
Job Title: RTL Design EngineerHi ApplicantsHiring for Job in a Reputed Organization (Leading Product Based Company)Here is a Gateway to it, through ALP Consulting.Recruiting for RTL DesignEmployment Type: PermanentSkills Required: ASIC, CDC, LINT, RTL codingJob Description for RTL DesignB.Tech/BE/ME/Mtech Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of Lint/CDC/SDC definition/STA/Synthesis.IP Design.Modem Design Experience. Experience: 5 to 10 years of experienceSalary: As per Market StandardsNotice period: 60 DaysJob Location: Bangalore, Noida, Hyderabad, Ahmedabad, PuneNote: Immediate joiners or 30 Days’ Notice Period will be Prioritized.
We have other current jobs related to this field that you can find below
-
Rtl Design Engineer
3 weeks ago
Bangalore City, India Wipro Full timeRTL Design Engineers / Leads / Managers Experience: ~3 to 18+ YearsLocations: India, Hyd, Delhi (NCR), Chennai, Bangalore, Kerala, Ahmedabad, Pune, Mumbai, Etc).Job Description: Expertise in SoC/IP design.Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.In depth knowledge on RTL quality checks (Lint,...
-
Rtl Design Engineer
4 weeks ago
Bangalore City, India Wipro Full timeRTL Design Engineers / Leads / Managers Experience: ~3 to 18+ YearsLocations: India, Hyd, Delhi (NCR), Chennai, Bangalore, Kerala, Ahmedabad, Pune, Mumbai, Etc).Job Description: Expertise in SoC/IP design.Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.In depth knowledge on RTL quality checks (Lint,...
-
RTL Principal Design Engineer
2 months ago
bangalore, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for --Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
3 weeks ago
bangalore, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for --Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Design Engineer
3 weeks ago
bangalore, India Wipro Full timeJob Title: RTL Design EngineerLocation: Bengaluru, Karnataka, IndiaDuration: Full TimeJob description• 5+ years of experience in front end RTL design and front-end tools and flows• Experience in SOC integration, RTL release flows, clocking and reset architecture.• Experience in post RTL checks — Lint, CDC, RDC• Experience in RTL synthesis and...
-
RTL Design Engineer
2 months ago
bangalore, India Global Pharma Tek Full timeJob Title – RTL Design EngineerJob Description –-Strong in Digital Design-Knowledge of VHDL/Verilog/System Verilog-Lint/CDC/Timing Closure-Knowledge of Validating IP, debugging of failures on target boards, board bring up.-Proficiency in Linux environment.-Good Communication skills.Basic job Deliverables – RTL Coding, IP Design, CDC, LINT, Vivado...
-
RTL Design Engineer
2 months ago
bangalore, India Texas Instruments Full timeExperience Level : 1-2 Years Only• 1-2 Years experience in SoC/IP RTL Design• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.About the Group:The Sitara MPU product line is a rapidly expanding business within TI, investing to address the fast-growing segment of high-performance processors in industrial &...
-
RTL Design Engineer
3 weeks ago
bangalore, India Texas Instruments Full timeExperience Level : 1-2 Years Only• 1-2 Years experience in SoC/IP RTL Design• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.About the Group:The Sitara MPU product line is a rapidly expanding business within TI, investing to address the fast-growing segment of high-performance processors in industrial &...
-
Asic/Rtl Engineer
2 months ago
Bangalore City, India Wipro Full timeJob Title: ASIC RTL EngineerDuration: FulltimeLocation: BangaloreDescription:Experience in front end RTL design and front-end tools and flowsExperience in SOC integration, RTL release flows, clocking and reset architecture.Experience in post RTL checks — Lint, CDC, RDCExperience in RTL synthesis and static timing analysis Experience in working with...
-
RTL Design Engineer
2 weeks ago
bangalore, India Qualcomm Full timeCompany: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for...
-
RTL Designer
2 months ago
Bangalore, India Discoveries Quintessential Pvt Ltd Full timeNote: This position requires 3+ years of industrial experience in RTL Design.Team and Role Overview: We are seeking a senior RTL Design Engineer to join our IC Design team. As a senior RTL Design Engineer, you will be responsible for and lead digital signal processing hardware designs, specifically data path as well as control intensive digital designs. You...
-
Asic Rtl Design Leads
1 week ago
Bangalore City, India Wipro Full timeHi All,We are Hiring ASIC RTL Design Engineers / Leads.Location: INDIA.Work Mode: Hybrid.Experience: 3 20 Yrs.Expertise in SoC/IP design.* Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.* In depth knowledge on RTL quality checks (Lint, CDC).* Knowledge of synthesis and low power is a plus.* Good understanding...
-
Asic Rtl Design Leads
3 weeks ago
Bangalore City, India Wipro Full timeHi All, We are Hiring ASIC RTL Design Engineers / Leads. Location: INDIA. Work Mode: Hybrid. Experience: 3 20 Yrs. Expertise in SoC/IP design. * Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog. * In depth knowledge on RTL quality checks (Lint, CDC). * Knowledge of synthesis and low power is a plus. * Good...
-
RTL Design Engineer
2 months ago
Bangalore, India MySearch Full timeJob Description - Synthesis, Equivalence Checking, Clock-Domain Crossing (CDC) Analysis, Area/Power optimizations, Linting, Static Timing Analysis (STA)- Write design specifications for different functional blocks on a chip, Create micro-architecture diagrams of functional blocks, Design functional blocks using System Verilog RTL code, conduct Synthesis and...
-
RTL Design Engineer
2 months ago
Bangalore, Karnataka, India MySearch Full timeJob Description- Synthesis, Equivalence Checking, Clock-Domain Crossing (CDC) Analysis, Area/Power optimizations, Linting, Static Timing Analysis (STA)- Write design specifications for different functional blocks on a chip, Create micro-architecture diagrams of functional blocks, Design functional blocks using System Verilog RTL code, conduct Synthesis and...
-
RTL Design Engineer
4 days ago
bangalore, India Tessolve Full timePosition: RTL Design (Design /Sr. design Engineer/Design Lead /Sr. Design Lead/Manager/Sr. Managers)Experience: 3 years to 20 years relevant experience.Location - India and Onsite.Technical Skillset Required:RTL Design using VerilogSOC IP IntegrationInterconnect Protocols: AHB, AXI, APBSOC Interfaces: GPIO, SPI, I2C, UARTHigh Speed Serial Interfaces: PCIe...
-
RTL Design engineer
6 days ago
bangalore, India L&T Technology Services Full timeJob description:Junior Engineer – 3 to 5 Years ExpHe should work with lead and program Manager.Self-motivated person.minimum 3 years relevant expRTl Exp is must , not require to code need proficient knowledge.RTl, Lint & CDC, GIT mandatory.Mode of Interview ( F2F)
-
RTL Principal Design Engineer
2 months ago
bangalore, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
RTL Principal Design Engineer
3 weeks ago
bangalore, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
Asic RTL Design Engineer
3 weeks ago
bangalore, India AndGate Informatics Pvt Ltd Full timeJob Description AndGate Informatics Pvt. Ltd. is a technology solutions and recruitment company based in Bengaluru. Founded by industry professionals with extensive experience in Semiconductor, IT/Software, and Recruitment & Staffing, AndGate Informatics serves clients in India, Malaysia, Singapore, Vietnam, Taiwan, US, and UK. With a global team, we...