Physical Design Lead

2 weeks ago

Bangalore, India D2N Solutions Full time

SALARY : 20LPA - 45LPA


We are recruiting One of Our Indian Based MNC Client

Client - Indian Based MNC Client

Type of Job - Full Time/Direct hire

Type - Hybrid

Notice Period - Not more than 45 Days with serving candidates

Role : Physical Design (PD) Lead

Experience : 10+ Years

Locations : Bangalore

Mandatory Skills : Physical Design Experience

Job Descriptions :

- Tool Proficiency : Proficient in Physical Design tools (ICC2 or Innovus), Static Timing Analysis tools (PrimeTime or Tempus), and Physical Verification tools (Calibre).

- Program Management : Demonstrated experience in leading multiple PD programs with team sizes of 30 or more engineers.

- Full ASIC Flow Expertise : Strong understanding of the full ASIC flow, from front-end RTL to back-end physical implementation and GDSII handoff.

- Leadership and Mentorship : Proven track record of technical leadership.

Job Title : Physical Design (PD) Lead

Job Overview :

As a Physical Design (PD) Lead, you will be responsible for leading the physical design and implementation of complex integrated circuits (ICs), such as SoCs, ASICs, or custom chips. This role involves overseeing the entire physical design flow from synthesis to sign-off, including floorplanning, place and route (P&R), timing closure, power optimization, and DRC/LVS verification. You will work closely with cross-functional teams such as RTL design, verification, and packaging engineers to ensure that the physical design meets performance, power, and area (PPA) goals while adhering to project schedules.

Key Responsibilities :

Physical Design Flow Management :

- Lead the end-to-end physical design flow from RTL to GDSII, including synthesis, floorplanning, place and route, clock tree synthesis (CTS), and timing closure.

- Define and optimize chip floorplans and partitioning to achieve the best possible PPA metrics.

- Oversee timing analysis, signal integrity, and physical verification to ensure design correctness.

Team Leadership & Mentorship :

- Lead and mentor a team of physical design engineers, providing technical guidance and ensuring adherence to best practices.

- Ensure that the team meets project milestones, quality standards, and design constraints.

- Foster a collaborative work environment to solve complex design challenges efficiently.

Optimization for PPA :

- Drive optimization for performance, power, and area (PPA) through rigorous physical design techniques.

- Implement low-power methodologies (e.g., clock gating, multi-Vt libraries) to minimize power consumption.

- Analyze trade-offs between power, performance, and area to meet design goals.

Timing Closure & Analysis :

- Own timing closure, including static timing analysis (STA) and handling signal integrity issues such as crosstalk, IR drop, and electromigration.

- Collaborate with RTL and verification teams to resolve timing violations and other design challenges.

- Perform detailed timing sign-off and generate reports to ensure the design meets all timing constraints.

Physical Verification & Tapeout :

- Lead DRC, LVS, and other physical verification processes to ensure that the design adheres to manufacturing rules.

- Ensure successful chip tapeout by coordinating with foundry partners and resolving any sign-off issues.

- Drive ECO (Engineering Change Order) implementation post-synthesis and post-layout.

EDA Tools & Methodologies :

- Work with cutting-edge EDA tools (Cadence, Synopsys, Mentor Graphics, etc.) for physical design and analysis.

- Continuously improve design methodologies to enhance productivity, automation, and design quality.

- Stay updated on industry trends and adopt new tools and technologies as needed.

Cross-functional Collaboration :

- Collaborate with RTL designers, verification engineers, and packaging teams to ensure that physical design requirements align with overall project objectives.

- Communicate progress, issues, and risks to project management and other stakeholders.

- Provide technical input during design reviews and project planning stages.

Risk Management & Problem-Solving :

- Proactively identify and mitigate risks related to timing, power, area, and manufacturability.

- Lead problem-solving efforts during critical project phases, addressing issues related to design performance or schedule.

Required Skills & Qualifications :

Technical Expertise :

- Extensive experience in physical design for ASICs, SoCs, or custom chips, including synthesis, P&R, CTS, and timing closure.

- Proficiency with EDA tools such as Cadence Innovus, Synopsys ICC2/DC, Mentor Graphics Calibre, or similar.

- Strong understanding of static timing analysis (STA), power analysis, signal integrity, and physical verification.

- Experience with low-power design techniques such as clock gating, multi-Vt design, and power gating.

- Knowledge of DRC/LVS rules, foundry processes, and sign-off criteria for high-volume manufacturing.

Leadership & Management :

- Proven ability to lead and mentor a team of engineers through the physical design process.

- Strong organizational and project management skills, with the ability to prioritize tasks and meet deadlines.

- Excellent problem-solving abilities, with a focus on achieving design goals in terms of PPA and reliability.

Soft Skills :

- Strong communication and interpersonal skills to effectively collaborate with cross-functional teams.

- Ability to present technical information clearly to stakeholders and project managers.

- High attention to detail and strong analytical skills.

Preferred Qualifications :

- Experience with 7nm, 5nm, or other advanced process nodes.

- Knowledge of finFET technology and design challenges at advanced nodes.

- Familiarity with DFT (Design for Test) and DFM (Design for Manufacturability) methodologies.

- Experience with ECO implementation and handling post-layout changes.

- Master's or PhD in Electrical Engineering, Computer Engineering, or a related field.

Note - Please share an updated copy of your resume while replying to this email with the below information.Interested Candidates

Complete Name: -

Contact OR Mobile Number:-

Alternate Contact OR Mobile Number:-

Email id: -

Alternate Email ID:-

Gender: -

Education: -

Current Company: -

Current Location:-

Native Location: -

Preferred Location

Total Exp: -

Relevant Exp. : -

Current CTC: -

Expected CTC: -

Official Notice Period: -

The time needed to Join: -

Reason for Change: -

Communication (1- 5) : -

Offers in Hand: Engineer Verilog-?

(ref:hirist.tech)

  • Lead-Physical Design

    2 months ago

    Bangalore, India Wipro Full time

    Wipro Hiring Physical Design Engineers / Leads Experience : Min 5-20 Years. In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. · Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower...

  • Senior Physical Design Engineer

    7 days ago

    Bangalore, India Eximietas Design Full time

    Responsibilities :  Develop and support automated physical design (PD) CAD flows, including floorplanning, placement, and routing optimization.  Customize and optimize physical design flows using industry-standard EDA tools (such as Synopsys ICC2, Cadence Innovus).  Collaborate with the design and CAD teams to improve PD workflows,...

  • Physical Design Lead

    4 weeks ago

    bangalore, India SiliconAuto India Full time

    Position Overview: We are looking for a highly experienced Physical Design Lead/Manager to join our team. This role is critical in driving the physical design of ASIC/SoC products for the automotive industry, ensuring that our designs meet performance, power, and area (PPA) targets while adhering to automotive standards. Key Responsibilities: - Physical...

  • Physical Design Lead

    4 weeks ago

    bangalore, India SiliconAuto India Full time

    Position Overview: We are looking for a highly experienced Physical Design Lead/Manager to join our team. This role is critical in driving the physical design of ASIC/SoC products for the automotive industry, ensuring that our designs meet performance, power, and area (PPA) targets while adhering to automotive standards. Key Responsibilities: Physical...

  • Physical Design Lead

    4 weeks ago

    bangalore, India SiliconAuto India Full time

    Position Overview:We are looking for a highly experienced Physical Design Lead/Manager to join our team. This role is critical in driving the physical design of ASIC/SoC products for the automotive industry, ensuring that our designs meet performance, power, and area (PPA) targets while adhering to automotive standards.Key Responsibilities:- Physical Design...

  • Lead Physical Design Engineer

    3 weeks ago

    Bangalore, India BITSILICA Full time

    About the Company Bitsilica is a company that specializes in physical design implementation of large ASIC’s. Our mission is to provide cutting-edge solutions in the semiconductor industry while fostering a culture of innovation and collaboration. About the Role We are looking for a candidate with relevant work experience in physical design...

  • Lead Physical Design Engineer

    3 weeks ago

    Bangalore, India Tessolve Full time

    Hi, I am excited to announce that #Tessolve is hiring for Experienced candidates to join our dynamic team in #Bangalore and #Chennai! Responsibilities: Experience in leading & managing the physical design team to deliver high-quality physical design solutions for complex ASIC/SOCs. Experience in the entire physical design flow: floor planning,...

  • Senior Physical Design Engineer

    1 week ago

    Bangalore, India Eximietas Design Full time

    Responsibilities :  Minimum 8+ years of experience and with 0 - 30 Notice period  Perform Synthesis, floorplanning, placement, Clock, routing, and PPA optimization for High Speed Advance ASICs.  Define and drive physical design strategies to meet aggressive performance, power, and area targets.  Perform efficient Clock planning and...

  • Senior Physical Design Lead

    2 months ago

    Bangalore, India Wipro Full time

    Wipro Hiring - Senior Physical Design Lead. Experience: 8+ Yrs PFB JD: In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology...

  • Physical design Lead/Manager

    4 weeks ago

    bangalore, India Wipro Full time

    About the Company Wipro Hiring - Senior Physical Design Lead. About the Role Experience: 7+ Yrs PFB JD: - In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. - Should have experience on Physical Design Methodologies and sub-micron...

  • Physical design lead/manager

    2 months ago

    Bangalore, India Wipro Full time

    About the Company Wipro Hiring - Senior Physical Design Lead. About the Role Experience: 7+ Yrs PFB JD: In-depth knowledge and hands-on experience on Netlist2 GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. Should have experience on Physical Design Methodologies and...

  • Physical design Lead/manager

    2 months ago

    Bangalore, India Wipro Full time

    About the Company Wipro Hiring - Senior Physical Design Lead. About the Role Experience: 7+ Yrs PFB JD: In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. Should have experience on Physical Design Methodologies and sub-micron...

  • Senior physical design lead

    2 months ago

    Bangalore, India Wipro Full time

    Wipro Hiring - Senior Physical Design Lead. Experience: 8+ Yrs PFB JD: In-depth knowledge and hands-on experience on Netlist2 GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower...

  • Lead-Physical Design

    2 months ago

    bangalore, India Wipro Full time

    Wipro HiringPhysical Design Engineers / LeadsExperience : Min 5-20 Years.In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.· Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology...

  • Physical design engineer

    2 months ago

    Bangalore, India Wafer Space - An ACL Digital Company Full time

    Role : PD Lead Exp : 7+ years Location : Bangalore BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2 GDS flow is desired Should be able to handle Full chip Pn R (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design Deep...

  • Physical Design Engineer

    2 months ago

    Bangalore, India Wafer Space - An ACL Digital Company Full time

    Role : PD Lead Exp : 7+ years Location : Bangalore BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desired Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design Deep...

  • Senior Physical Design Leads

    6 months ago

    bangalore, India Wipro Full time

    Wipro HiringPhysical Design Engineers / LeadsExperience : Min 5-18 Years.In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.· Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology...

  • Physical design Lead/manager

    1 month ago

    bangalore, India Wipro Full time

    About the CompanyWipro Hiring - Senior Physical Design Lead.About the RoleExperience: 7+ YrsPFB JD:- In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.- Should have experience on Physical Design Methodologies and sub-micron technology...

  • Senior Physical Design Leads

    3 months ago

    bangalore, India Wipro Full time

    Wipro HiringPhysical Design Engineers / LeadsExperience : Min 5-20 Years.In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.· Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology...

  • Physical Design Engineer

    1 month ago

    bangalore, India Wafer Space - An ACL Digital Company Full time

    Role : PD Lead Exp : 7+ years Location : Bangalore - BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design - Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desired - Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design -...