![Wipro](https://media.trabajo.org/img/noimg.jpg)
Design Verification Engineer
2 weeks ago
Wipro is currently hiring for enthusiastic Design verification engineers and the details are as below.
Years of experience: 5 to 20 years.
Area of expertise: system verilog and UVM, OVM, CPU verification, IP and SOC level verification.
Positions: lead level Locations: Bangalore, Hyderabad.
Job description:
. BE/ B.Tech/ Master degree in Electrical Engineering or Computer Science
· 4+ years of experience in pre-silicon RTL Verification /IP Verification / SOC verification
· Strong knowledge of System Verilog and working knowledge of recent verification methodologies (UVM)
· Domain expertise in one or more of the following areas.
1. System-on-a-chip verification with multiple CPUs and fixed function units with AXI or NOC interconnects
2. Verification of embedded CPUs such as ARM, Tensilica, MIPS CPUs and interconnect subsystem through C/Assembly language tests
3. Verification of industry standard serial interfaces such as MIPI, USB, PCIe using industry standard VIP components.
4. Ethernet Packet Processors, buffer managers, DMA engines etc....
5. PHY layer verification of serial interfaces such as Ethernet, PCIe, USB etc.
6. Solid Linux environment skills including the use of Perl, Python or TCL to write/debug CAD tool scripts.
Interested kindly share your updated resume to with the below mentioned details:
Current Company :
Total Experience :
Relevant Experience :
Current CTC :
Expected CTC :
Notice period :
Current Location :
Concerns if any:
Vinutha Santhosh
Senior Executive-TA - "Wipro"
-
Principal Design Verification Engineer
2 months ago
bangalore, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 6+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals,...
-
Lead Verification Design Engineer
2 months ago
bangalore, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 4+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals,...
-
Principal Design Verification Engineer
2 weeks ago
bangalore, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 6+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals,...
-
Sr Design Verification Engineering Manager
2 months ago
bangalore, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrsThe role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.The role requires the ability to work with the existing functional...
-
bangalore, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in (VLSI/Cloud Computing/Cyber Security/AI/ML) solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
bangalore, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in (VLSI/Cloud Computing/Cyber Security/AI/ML) solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
Design Verification Engineer
4 days ago
bangalore, India TEKsystems Full timeKey Responsibilities: Develop and Implement Verification Strategies : Collaborate with design engineers to understand design specifications and develop comprehensive verification plans. Create and Maintain Testbenches : Use UVM to create modular, reusable testbenches that can verify various aspects of the design. Power-Aware Verification : Utilize UPF to...
-
Design Verification Engineer
11 hours ago
bangalore, India Ms Angel and Genie Full timeDesign Verification Engineer (Pre Silicon Design)Location: BangaloreExperience: 6 to 12 yrsEmployment type: Full Time, permanentSalary : As per Market StandardKey Skills: Pre Silicon Design Verification UVM test BenchesPositions: IP/ SoC Verification Engineer / Senior Verification EngineerLocation: BangaloreExperience: 4- 8 YearsEmployment type: Full Time,...
-
Design and Verification engineer
2 months ago
bangalore, India L&T Technology Services Full timeJob description: Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verificationDevelop functional tests based on verification test planDrive Design Verification to closure based on defined verification metrics on test plan, functional and code coverageDebug, root-cause and resolve functional...
-
Design Verification Engineer
2 days ago
bangalore, India Wipro Full timeWipro is currently hiring for enthusiastic Design verification engineers and the details are as below.Years of experience: 4 to 20 years.Area of expertise: system Verilog and UVM , OVM , CPU verification , IP and SOC level verification.Positions: Junior to Senior levelLocations: Bangalore, Hyderabad, Ahmedabad, Kochi and PuneJob description:. BE/ ...
-
Design Verification Engineer
4 weeks ago
bangalore, India TekWissen India Full timeRole: Design Verification Engineer Location: Blr/ Kochi/ Vizag/ Ahmedabad Experience: 10 to 16 Years Position Description: Verification Engineers – Bangalore Functional Verification/ DV Develop test cases in SV/UVM environment. Debug failing test cases to identify bugs in design and in verification environment. Work with team for coverage closure...
-
Design Verification Engineer
1 day ago
bangalore, India Ms Angel and Genie Full timeDesign Verification Engineer (Pre Silicon Design) Location: Bangalore Experience: 6 to 12 yrs Employment type: Full Time, permanent Salary : As per Market Standard Key Skills: Pre Silicon Design Verification UVM test Benches Positions: IP/ SoC Verification Engineer / Senior Verification Engineer Location: Bangalore Experience: 4- 8 Years Employment type:...
-
Design Verification Engineer
3 days ago
bangalore, India Tech Mahindra Full timeHi Folks,We are hiring for Verification Engineer EngineerExp -3-7Location- Bangalore/ Hyderabad / Ahmedabad / Kochi/ VizagNP - Immediate-30 DaysJDDesign verification of IP-level, SoC -level and/or block-level/sub-system-level designsExperience in developing verification plan/verification methodology/flows from scratchHands-on expertise with UMV (or similar)...
-
Senior Design Verification Engineer
3 days ago
bangalore, India HARMAN India Full timeHarman India is looking for Senior Design verification Engineer for Bangalore location.Location: BangaloreSkill Set required:JD for Design Verification EngineerExperience Required: 5-10YearsResponsibilitiesVerification Planning: Develop detailed verification plans based on design specifications, outlining the verification strategy, methodologies, and tools...
-
Engineer, Design Verification
2 weeks ago
bangalore, India Analog Devices Full timeJob Posting Title: Senior Engineer - Design Verification : End to End verification ownership of IP or Subsystem or SOC level Verification of complex microprocessor designs, neural nets and high-speed peripherals using leading edge verification methodologies. UVM testbench architecture development and implementation of DV flows, methodology ...
-
Engineer, Design Verification
1 month ago
bangalore, India Analog Devices Full timeJob Posting Title: Senior Engineer - Design Verification : End to End verification ownership of IP or Subsystem or SOC level Verification of complex microprocessor designs, neural nets and high-speed peripherals using leading edge verification methodologies. UVM testbench architecture development and implementation of DV flows, methodology ...
-
Engineer, Design Verification
1 month ago
bangalore, India Analog Devices Full timeJob Posting Title: Senior Engineer - Design Verification : End to End verification ownership of IP or Subsystem or SOC level Verification of complex microprocessor designs, neural nets and high-speed peripherals using leading edge verification methodologies. UVM testbench architecture development and implementation of DV flows, methodology ...
-
Design Verification Engineer
2 weeks ago
bangalore, India Tech Mahindra Full timeExciting Opportunity for Senior Verification EngineerAre you a seasoned professional with over 3 years of experience in ASIC/FPGA verification? We're looking for a dynamic and skilled individual to join our team!Key Qualifications:Proven expertise in System Verilog and a MUST-have proficiency in UVM.Extensive hands-on experience in IP/Sub-system/SOC...
-
Senior Design Verification Engineer
4 days ago
bangalore, India HARMAN India Full timeHarman India is looking for Senior Design verification Engineer for Bangalore location. Location: Bangalore Skill Set required: JD for Design Verification Engineer Experience Required: 5-10Years Responsibilities Verification Planning: Develop detailed verification plans based on design specifications, outlining the verification strategy, methodologies,...
-
Design and Verification Engineer
2 weeks ago
bangalore, India Tech Mahindra Full timeHiring Design and Verification Engineers!Experience: 5-15 yearsLocation: Kochi/Ahmedabad/Bangalore/Vizag· Design verification of IP-level, SoC -level and/or block-level/sub-system-level designs· Experience in developing verification plan/verification methodology/flows from scratch· Hands-on expertise with UMV (or similar) methodology, and Verilog/System...