Senior Analog Layout Engineer
3 hours ago
Experience: 8+ Years Location: Remote / India (must support USA/Canada time zone)Travel: Willing to travel to the U.S. for project release (as required)Role Overview:We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor, responsible for delivering complex high-speed analog and mixed-signal layout blocks with minimal supervision.This role demands deep technical expertise in chip-level integration, bump planning, and ESD implementation, along with a good understanding of circuit simulation concepts. The engineer will work closely with SoC, Circuit, and Digital teams to ensure robust layout quality and performance.Key Responsibilities:Own end-to-end schematic-to-layout design for high-speed analog and mixed-signal circuits.Perform floor planning, bump and pad-ring design, and ESD implementation at the chip level.Collaborate with SoC, circuit, and digital design teams for layout integration and signoff.Ensure layouts meet all DRC, LVS, ERC, EM/IR and reliability standards.Handle layout matching, shielding, and parasitic optimization for high-speed performance.Support simulation correlation and assist in debugging layout-related circuit issues.Work independently, taking full ownership of assigned IPs and layout deliverables.Required Skills and Expertise:8+ years of hands-on experience in Analog & Mixed-Signal Layout, focusing on high-speed analog chips (High-Speed Converters).Proven expertise with TSMC 5nm FinFET technology and advanced layout techniques.Strong understanding of chip-level planning, bump mapping, and ESD design.Familiarity with simulation and circuit performance basics (gain, bandwidth, noise, etc.).Proficiency in Cadence Virtuoso, Calibre, and PVS.Excellent grasp of symmetry, matching, shielding, and low parasitic layout design.Ability to work independently and coordinate effectively with global teams.Flexibility to work in USA/Canada time zones and travel abroad if required.Preferred:Experience with PCIe & GDDR.Exposure to Chip-Package Co-Design (CPCD) and advanced ESD methodologies.Prior experience in product-level high-speed analog chip delivery.
-
Senior Analog Layout Engineer
6 hours ago
Delhi, India Best NanoTech Full timeExperience: 8+ Years Location: Remote / India (must support USA/Canada time zone) Travel: Willing to travel to the U.S. for project release (as required) Role Overview: We are looking for a Senior Analog Layout Engineer to work on a high-speed analog chip development in advanced TSMC 5nm technology. The candidate will operate as an individual contributor,...
-
Senior Analog Layout Engineer
3 weeks ago
New Delhi, India ACL Digital Full timeANALOG LAYOUT ENGINEER An experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.KEY RESPONSIBILITIES: Layout of basic digital and analog building blocks using analog transistor level components. Layout of analog macros, power pads, and input/output pads using above blocks Working closely with Analog designers...
-
Analog Layout Engineer
3 weeks ago
New Delhi, India Eteros Technologies Full timeAnalog Layout Engineer (3-7 Yrs Exp) Summary This position is for an Analog Layout Engineer role who should have the below required knowledge and skills - Should have very good understanding of semiconductor / Analog Layout & Physical verification basics. Good hands-on Block level scratch Layout work, floorplan, placement, routing Hands on in 28nm/22nm/...
-
Senior Analog Layout Engineer
3 weeks ago
New Delhi, India ACL Digital Full timeANALOG LAYOUT ENGINEERAn experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.KEY RESPONSIBILITIES:- Layout of basic digital and analog building blocks using analog transistor level components. - Layout of analog macros, power pads, and input/output pads using above blocks - Working closely with Analog...
-
Analog Layout Engineers
2 weeks ago
New Delhi, India ACL Digital Full timeAbout the jobJob Title: Analog Layout EngineerJob Description: We are seeking a skilled and motivated Analog Layout Engineer to join our team. The ideal candidate will independently handle block-level and chip-level analog layout design while coordinating effectively with circuit designers and project leads. This is an exciting opportunity for individuals...
-
Analog Layout Engineers
3 weeks ago
New Delhi, India ACL Digital Full timeAbout the jobJob Title:Analog Layout EngineerJob Description:We are seeking a skilled and motivated Analog Layout Engineer to join our team. The ideal candidate will independently handle block-level and chip-level analog layout design while coordinating effectively with circuit designers and project leads. This is an exciting opportunity for individuals with...
-
Senior Analog Layout Engineers
3 weeks ago
New Delhi, India ACL Digital Full timeKey Responsibilities: Include the development and preparation of multi-dimensional layouts and detailed drawings of the semiconductor devices from schematics and related geometry provided by design engineering.- Working on layout design of owned blocks with Cadence Virtuoso XL. - Working on block and top-level level layout verification with Calibre. -...
-
Senior Analog Layout Engineers
3 weeks ago
New Delhi, India ACL Digital Full timeKey Responsibilities:Include the development and preparation of multi-dimensional layouts and detailed drawings of the semiconductor devices from schematics and related geometry provided by design engineering.Working on layout design of owned blocks with Cadence Virtuoso XL. Working on block and top-level level layout verification with Calibre. ExtensivePAD...
-
Analog layout Engineer
2 weeks ago
New Delhi, India ACL Digital Full timeExp level: 2 to 5 yearsLocation: BangaloreNotice Period: Immediate joiners are preffered.Responsibilites:- Design and implement analog layouts for high-performance circuits (e.g., amplifiers, ADCs, DACs, voltage regulators) using TSMC 3nm and 5nm nodes. - Perform design rule checks (DRC), layout versus schematic (LVS), and electrical rule checks (ERC) to...
-
Layout Design Engineer
7 days ago
New Delhi, India KARMIC DESIGN PVT LTD Full timeJob SummaryWe are seeking a Senior Custom Layout Design Engineer with 5+ years of hands-on experience in analog/mixed-signal custom layout design. The ideal candidate should have strong expertise in high speed layout concepts and FinFET process nodes. You will be responsible for delivering high-quality layout designs and leading module-level layout...
