Layout Design Engineer
2 days ago
Job SummaryWe are seeking a Senior Custom Layout Design Engineer with 5+ years of hands-on experience in analog/mixed-signal custom layout design. The ideal candidate should have strong expertise in high speed layout concepts and FinFET process nodes. You will be responsible for delivering high-quality layout designs and leading module-level layout activities.Key Responsibilities- Perform custom layout design for Serdes, mixed-signal, and RF blocks. - Independently handle module-level layout design, verification, and integration. - Ensure DRC/LVS/ANT/DFM compliance and sign-off quality layout. - Collaborate closely with circuit designers to optimize performance, area, and parasitics. - Work on advanced process nodes (16nm, 7nm, 5nm FinFET, etc.). - Develop and maintain layout automation scripts (SKILL, Python, Tcl, etc.) to improve productivity. - Coordinate with PDK, CAD, and verification teams to resolve design and flow-related issues. - Support post-layout extraction and parasitic analysis.Required Skills & Experience- 5+ years of experience in custom layout design for analog/mixed-signal circuits. - Strong understanding of analog layout techniques (matching, symmetry, shielding, common-centroid, etc.). - Proven expertise in FinFET and advanced CMOS process nodes. - Proficiency in layout tools such as Cadence Virtuoso, Calibre, PVS, or equivalent EDA tools. - Hands-on experience with layout verification flows (DRC, LVS, ERC, DFM, EMIR). - Strong analytical and problem-solving abilities. - Good communication and teamwork skills.Good to Have- Experience with analog IP integration and top-level layout. - Familiarity with reliability and ESD checks. - Knowledge of layout QA automation and CAD methodology. - Exposure to automotive or high-reliability design standards.
-
layout/Mask designer
3 days ago
New Delhi, India SysTechCorp Inc Full timeLayout/Mask Designer 3_INR Location : Hyderabad TSMC : YesDescription: Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. • Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must. • Perform layout verification like LVS/DRC/Antenna, quality check and...
-
Layout Designer
2 weeks ago
New Delhi, India Hays Full timeThis is Jr position., If you are meeting with below criteria means pls share your resume to karthik.ravichandran@hays.com.au with below details..Over all experience; Relevant experience; CCTC; ECTC; Current location; Will you able to attend final round in F2F at Bangalore;Location; Bangalore Role; Custom Standard Cell Design EngineerFinal round must be...
-
Layout Designer
2 weeks ago
New Delhi, India Hays Full timeThis is Jr position., If you are meeting with below criteria means pls share your resume to karthik.ravichandran@hays.com.au with below details..Over all experience;Relevant experience;CCTC;ECTC;Current location;Will you able to attend final round in F2F at Bangalore;Location; BangaloreRole; Custom Standard Cell Design EngineerFinal round must be F2F.Job...
-
Memory Layout Engineer
3 weeks ago
New Delhi, India Exiger Technologies Full timeExperience Level 3 to 8 Years ( Mid-Level Role)Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in...
-
Memory Layout Engineer
2 weeks ago
New Delhi, India Exiger Technologies Full timeExperience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...
-
Layout/Mask designer
3 days ago
New Delhi, India SysTechCorp Inc Full timeJobTitle :Layout/Mask Designer 3_INRLocation :BangaloreRole and Responsibilities:• Responsible for Design and development of critical analog, mixed-signal, custom digital block and full chip level integration support. • Perform layout verification like LVS/DRC/Antenna, quality check and documentation. • Responsible for on-time delivery of block-level...
-
Memory Layout Engineer
2 weeks ago
New Delhi, India ACL Digital Full timeJob Title:Memory Layout Engineer Experience:3+yrs Location:Bangalore Job Type:Full-time Industry:Semiconductors / VLSI / Memory Design Job Summary: We are looking for aMemory Layout Engineerwith strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...
-
Memory Layout Engineer
2 weeks ago
New Delhi, India ACL Digital Full timeJob Title: Memory Layout EngineerExperience: 3+yrsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory DesignJob Summary:We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...
-
IO Layout Engineer
1 week ago
New Delhi, India ACL Digital Full timeJob Title:IO Layout Engineer Experience:3+ Years Location:Bangalore Employment Type:Full-time Industry:Semiconductors / ASIC / VLSI / IO & ESD Design Job Summary: We are looking for a highly motivated and experiencedIO Layout Engineerto join our custom layout team. The candidate will be responsible for full-custom layout of IO cells, ESD protection...
-
IO Layout Engineer
3 weeks ago
New Delhi, India ACL Digital Full timeJob Title: IO Layout EngineerExperience: 3+ YearsLocation: BangaloreEmployment Type: Full-timeIndustry: Semiconductors / ASIC / VLSI / IO & ESD DesignJob Summary:We are looking for a highly motivated and experienced IO Layout Engineer to join our custom layout team. The candidate will be responsible for full-custom layout of IO cells, ESD protection...
