Layout Design Engineer

3 weeks ago


New Delhi, India KARMIC DESIGN PVT LTD Full time

Job SummaryWe are seeking a Senior Custom Layout Design Engineer with 5+ years of hands-on experience in analog/mixed-signal custom layout design. The ideal candidate should have strong expertise in high speed layout concepts and FinFET process nodes. You will be responsible for delivering high-quality layout designs and leading module-level layout activities.Key Responsibilities- Perform custom layout design for Serdes, mixed-signal, and RF blocks. - Independently handle module-level layout design, verification, and integration. - Ensure DRC/LVS/ANT/DFM compliance and sign-off quality layout. - Collaborate closely with circuit designers to optimize performance, area, and parasitics. - Work on advanced process nodes (16nm, 7nm, 5nm FinFET, etc.). - Develop and maintain layout automation scripts (SKILL, Python, Tcl, etc.) to improve productivity. - Coordinate with PDK, CAD, and verification teams to resolve design and flow-related issues. - Support post-layout extraction and parasitic analysis.Required Skills & Experience- 5+ years of experience in custom layout design for analog/mixed-signal circuits. - Strong understanding of analog layout techniques (matching, symmetry, shielding, common-centroid, etc.). - Proven expertise in FinFET and advanced CMOS process nodes. - Proficiency in layout tools such as Cadence Virtuoso, Calibre, PVS, or equivalent EDA tools. - Hands-on experience with layout verification flows (DRC, LVS, ERC, DFM, EMIR). - Strong analytical and problem-solving abilities. - Good communication and teamwork skills.Good to Have- Experience with analog IP integration and top-level layout. - Familiarity with reliability and ESD checks. - Knowledge of layout QA automation and CAD methodology. - Exposure to automotive or high-reliability design standards.



  • New Delhi, India Eximietas Design Full time

    Hi....!Greetings from Eximietas Design! We are actively looking to hireSenior Analog Layout Design Engineers / Leadswith8-12 yearsof experience to join our growing team.Locations: Visakhapatnam. Notice Period:Immediate - 30 days or Less PreferredJob Description: We’re seeking highly skilled professionals with astrong background in lower FINFET technology...


  • New Delhi, India Eximietas Design Full time

    HiGreetings from Eximietas Design!We are actively looking to hire Senior Analog Layout Design Engineers / Leads with 8-14 years of experience to join our growing team.Locations: Bangalore.Notice Period: 30 days or less preferred.Job Description:We're seeking highly skilled professionals with a strong background in lower FINFET technology nodes to contribute...


  • New Delhi, India Eximietas Design Full time

    HiGreetings from Eximietas Design!We are actively looking to hire Senior Analog Layout Design Engineers / Leads with 8-14 years of experience to join our growing team.Locations: Bangalore.Notice Period: 30 days or less preferred.Job Description:We’re seeking highly skilled professionals with a strong background in lower FINFET technology nodes to...

  • layout/Mask designer

    3 weeks ago


    New Delhi, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INR Location : Hyderabad TSMC : YesDescription: Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. • Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must. • Perform layout verification like LVS/DRC/Antenna, quality check and...

  • Layout Designer

    3 days ago


    New Delhi, India Hays Full time

    This is Jr position., If you are meeting with below criteria means pls share your resume to karthik.ravichandran@hays.com.au with below details..Over all experience;Relevant experience;CCTC;ECTC;Current location;Will you able to attend final round in F2F at Bangalore;Location; BangaloreRole; Custom Standard Cell Design EngineerFinal round must be F2F.Job...

  • Layout/Mask designer

    3 weeks ago


    New Delhi, India SysTechCorp Inc Full time

    JobTitle :Layout/Mask Designer 3_INRLocation :BangaloreRole and Responsibilities:• Responsible for Design and development of critical analog, mixed-signal, custom digital block and full chip level integration support. • Perform layout verification like LVS/DRC/Antenna, quality check and documentation. • Responsible for on-time delivery of block-level...

  • PCB Layout Design

    5 days ago


    New Delhi, India ACL Digital Full time

    PCB Layout DesignExperience : 2 yearsLocation : HyderabadJob Description: Designs, develops, modifies and evaluates electronic parts, components or integrated circuitry for electronic equipment, or other hardware systems and/or electrical engineering applications. Selects components and equipment based on analysis of specifications and reliability. Knowledge...

  • Layout Engineer

    5 days ago


    New Delhi, India ANDRITZ Full time

    Every day, ANDRITZ continues to deliver successful innovative solutions to our customers globally. Why are we so successful? Because we are passionate and love what we do! We are at the forefront of future engineering technologies, with solutions that ensure the success of our clients in key industries that are shaping the future of the world we live in....


  • New Delhi, India ACL Digital Full time

    We’re Hiring: Analog Layout Engineer | ACL Digital Location:[Specify Location – Bangalore] Experience:6–10 years Notice period - 15 days Industry:Semiconductor / Analog & Mixed-Signal DesignKey Responsibilities Develop and prepare multi-dimensional layouts and detailed drawings of semiconductor devices from schematics and related geometry provided by...

  • IO Layout Engineer

    4 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title:IO Layout Engineer Experience:3+ Years Location:Bangalore Employment Type:Full-time Industry:Semiconductors / ASIC / VLSI / IO & ESD Design Job Summary: We are looking for a highly motivated and experiencedIO Layout Engineerto join our custom layout team. The candidate will be responsible for full-custom layout of IO cells, ESD protection...