Layout Designer

3 days ago

New Delhi, India Hays Full time

This is Jr position., If you are meeting with below criteria means pls share your resume to karthik.ravichandran@hays.com.au with below details..Over all experience;Relevant experience;CCTC;ECTC;Current location;Will you able to attend final round in F2F at Bangalore;Location; BangaloreRole; Custom Standard Cell Design EngineerFinal round must be F2F.Job DescriptionYou will be responsible for the development of Arm custom standard cells in the latest, sub-3nm process technology nodes. You will work as part of a team that co-optimizes the circuit design with physical design engineers to improve the PPA of Arm cores that will be integrated into best-in-class SoCs.You will work in close collaboration with the mask design team to provide optimally tuned layout, characterize and model all standard libraRequired Skills and Experience :- 2+ years of relevant circuit design experience (for BSEE) - 1+ years of relevant circuit design experience (for MSEE) - Experience in the identification, design and verification of cells specifically targeted to improve core and SoC level PPA - In-depth understanding of MOSFET electrical characteristics, transistor level device physics, PPA trade-offs, layout and variability especially at 3nm and below technology nodes - Expertise in transistor level design of static circuits including state retaining elements such as latches and flops - Hands-on development of standard cell EDA view characterization, modeling and QA - Experience with standard cell characterization tools and Spice circuit simulators - Familiarity with scripting languages such as Perl or Python - Be willing to iteratively improve designs and repeatedly attempt to develop solutions to difficult problems - Demonstrate a positive attitude and respect for all members of the team - Be motivated to continuously develop skills and accept various responsibilities as a part of contributing to Arm's success - Ability to analyze data and present conclusions effectivelyAn engineer with 1–4 years of experience in standard cell or custom circuit design, strong knowledge of CMOS device physics and transistor-level design, and hands-on expertise in SPICE simulation and cell characterization tools like Cadence Liberate or Synopsys SiliconSmart. Skilled in Python/Perl scripting, familiar with advanced process nodes (≤5nm), and capable of PPA optimization through close collaboration with layout and physical design teams.

  • Layout Design Engineer

    3 weeks ago

    New Delhi, India KARMIC DESIGN PVT LTD Full time

    Job SummaryWe are seeking a Senior Custom Layout Design Engineer with 5+ years of hands-on experience in analog/mixed-signal custom layout design. The ideal candidate should have strong expertise in high speed layout concepts and FinFET process nodes. You will be responsible for delivering high-quality layout designs and leading module-level layout...

  • Layout Design Engineer

    3 weeks ago

    New Delhi, India KARMIC DESIGN PVT LTD Full time

    Job Summary We are seeking aSenior Custom Layout Design Engineerwith5+ years ofhands-on experience in analog/mixed-signal custom layout design. The ideal candidate should have strong expertise inhigh speed layout concepts andFinFET process nodes . You will be responsible for delivering high-quality layout designs and leading module-level layout activities....

  • Layout/Mask designer

    3 weeks ago

    New Delhi, India SysTechCorp Inc Full time

    JobTitle :Layout/Mask Designer 3_INRLocation :BangaloreRole and Responsibilities:• Responsible for Design and development of critical analog, mixed-signal, custom digital block and full chip level integration support. • Perform layout verification like LVS/DRC/Antenna, quality check and documentation. • Responsible for on-time delivery of block-level...

  • layout/Mask designer

    3 weeks ago

    New Delhi, India SysTechCorp Inc Full time

    Layout/Mask Designer 3_INR Location : Hyderabad TSMC : YesDescription: Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. • Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must. • Perform layout verification like LVS/DRC/Antenna, quality check and...

  • PCB Layout Design

    5 days ago

    New Delhi, India ACL Digital Full time

    PCB Layout DesignExperience : 2 yearsLocation : HyderabadJob Description: Designs, develops, modifies and evaluates electronic parts, components or integrated circuitry for electronic equipment, or other hardware systems and/or electrical engineering applications. Selects components and equipment based on analysis of specifications and reliability. Knowledge...

  • PCB Layout Designer

    7 days ago

    New Delhi, India ACL Digital Full time

    PCB Layout Designer Experience : 6-10 years Location : BangaloreKey Skill Requirements: • Individual project handling: The designer must be capable of handling individual projects from conceptualization to completion. • Tool expertise: The PCB designer must demonstrate expertise in using the Cadence Allegro tool for PCB design and basic knowledge of...

  • Senior Analog Layout Design Leads

    3 days ago

    New Delhi, India Eximietas Design Full time

    HiGreetings from Eximietas Design!We are actively looking to hire Senior Analog Layout Design Engineers / Leads with 8-14 years of experience to join our growing team.Locations: Bangalore.Notice Period: 30 days or less preferred.Job Description:We're seeking highly skilled professionals with a strong background in lower FINFET technology nodes to contribute...

  • Senior Analog Layout Design Leads

    7 days ago

    New Delhi, India Eximietas Design Full time

    HiGreetings from Eximietas Design!We are actively looking to hire Senior Analog Layout Design Engineers / Leads with 8-14 years of experience to join our growing team.Locations: Bangalore.Notice Period: 30 days or less preferred.Job Description:We’re seeking highly skilled professionals with a strong background in lower FINFET technology nodes to...

  • PCB layout design engineer

    7 days ago

    New Delhi, India ACL Digital Full time

    Position: PCB Layout Designer Experience: 6 to 10 years Work location: Bangalore, No WFH option. Key Skill Requirements: Individual project handling: The designer must be capable of handling individual projects from conceptualization to completion. Tool expertise: The PCB designer must demonstrate expertise in using the Cadence Allegro tool for PCB design...

  • PCB layout design engineer

    5 days ago

    New Delhi, India ACL Digital Full time

    Position: PCB Layout DesignerExperience: 6 to 10 yearsWork location: Bangalore, No WFH option.Key Skill Requirements:- Individual project handling: The designer must be capable of handling individual projects from conceptualization to completion. - Tool expertise: The PCB designer must demonstrate expertise in using the Cadence Allegro tool for PCB design...