Design Verification Engineer
3 weeks ago
DDR Verification: Lead the verification of DDR memory controller and PHY designs, ensuring compliance with DDR standards such as DDR3, DDR4, DDR5, and other memory interface protocols.
Testbench Development: Develop and implement scalable, reusable, and efficient verification environments and testbenches for DDR designs using SystemVerilog, UVM (Universal Verification Methodology), and other industry-standard verification methodologies.
Protocol Compliance: Ensure the DDR design meets protocol specifications, including command, data, and clock synchronization, read/write cycles, burst transfers, refresh cycles, error handling, and power management.
Verification Plan Creation: Develop detailed verification plans based on DDR specifications and requirements, ensuring full coverage of corner cases, timing, and protocol validation.
Simulation & Debugging: Run simulations and debug issues using tools such as Questa, VCS, or ModelSim, applying advanced debugging techniques such as waveform analysis, assertion-based verification, and code coverage.
Regression Testing: Set up and manage regression testing for DDR functionality to ensure continuous validation and early detection of design issues.
Verification Coverage: Achieve high functional and protocol coverage, ensuring that critical aspects of DDR design, including timing constraints, corner cases, and failure scenarios, are thoroughly verified.
Formal Verification: Implement formal verification techniques to validate key components of the DDR design, ensuring correctness in timing and data flow, and verifying the most critical operations.
-
Senior Design Verification Engineer
3 weeks ago
Bangalore Urban, India L&T Technology Services Full timeSoC/SS Lead Engineers : Experience in development of UVM based verification environments from scratch. Experience with Design verification of ta-center applications like Video, AI/ML and Networking designs. Experience in Mercurial (Hg), Git or SVN. Experience with low power design. Experience working across and building relationships with cross-functional...
-
Senior design verification architect
3 weeks ago
Bangalore, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification Architects/ Sr. Manger. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1 B or Already in US. Job Description: # Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans. # ...
-
Verification Lead Design Engineer
1 week ago
bangalore, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...
-
Design Verification Lead
1 week ago
Bangalore Urban, India Mirafra Technologies Full timeMirafra Technologies hiring for a Design Verification Engineer with min 7+Yrs Experience. Location -Bangalore/Hyderabad Qualification -BE/B Tech/M Tech 1. Must Have: SoC or IP Verification 2. Experience Languages: System Verilog 3. Methodologies: OVM/UVM/VMM 4. Protocols: PCIE/DDR/Ethernet/UFS/CHI 5. Processor/ARM Based SoC Verification experience 6....
-
Senior design verification lead
3 weeks ago
Bangalore, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1 B or Already in US. Job Description: Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans. Develop and...
-
Senior design verification lead
2 weeks ago
Bangalore, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1 B or Already in US. Job Description: Lead So C Design Verification efforts for complex projects, ensuring successful execution of verification plans. ...
-
AMS Verification Engineer
2 weeks ago
Bangalore Urban, India eInfochips (An Arrow Company) Full timeJob Title: AMS Verification Engineer Experience Required: Minimum 4 years relevant experience is required. Location: Bangalore, Hyderabad, Noida, Chennai, Ahmedabad, Pune Key Responsibilities: Min 4 Years of overall experience in ASIC Verification Should have worked on AMS Verification for minimum of 2 years Develop and execute verification plans for AMS...
-
ASIC Design Verification Engineer
5 days ago
Bangalore Urban district, India VeriFast Technologies Full timeJob Title: Design Verification Engineer Location: Bangalore, Onsite only (JBR Tech Park, Whitefield Bangalore) Employment Type: Full-time Employment (contract considered) 15 Open Positions: 5 positions for 12+ years 5 positions for 8-12+ years 5 positions 5+ years About VeriFast Technologies: VeriFast Technologies, Inc. is a global semiconductor company....
-
AMS Verification Engineer
4 weeks ago
Bangalore Urban, India eInfochips (An Arrow Company) Full timePosition: AMS Verification Engineers Experience: 5+ Years Location: Bangalore, Hyderabad, Ahmedabad, Noida Key Responsibilities: Lead the planning, development, and execution of AMS verification strategies for analog/mixed-signal IPs and SoCs. Define and implement verification plans, including testbenches, stimulus generation, and checking strategies....
-
AMS Verification Engineer
4 weeks ago
Bangalore Urban, India eInfochips (An Arrow Company) Full timePosition: AMS Verification Engineers Experience: 5+ YearsLocation: Bangalore, Hyderabad, Ahmedabad, NoidaKey Responsibilities:Lead the planning, development, and execution of AMS verification strategies for analog/mixed-signal IPs and SoCs.Define and implement verification plans, including testbenches, stimulus generation, and checking strategies.Develop and...