Senior Design Verification Engineer

1 day ago


Bangalore Urban, India L&T Technology Services Full time

SoC/SS Lead Engineers : Experience in development of UVM based verification environments from scratch. Experience with Design verification of ta-center applications like Video, AI/ML and Networking designs. Experience in Mercurial (Hg), Git or SVN. Experience with low power design. Experience working across and building relationships with cross-functional design, model, and emulation teams.Strong in Funmentals, Digitial Concepts, Debugging

Low Power and GLS Simulations will be plus



  • Bangalore Urban, India Mirafra Technologies Full time

    Mirafra is a technology design services company with a high level of expertise in semiconductor design and embedded software development including applications. Founded in 2004, the company has proven expertise in ASIC design from Spec to Silicon and software development end to end. The company has a worldwide presence with its HQ in Bangalore and design or...


  • Bangalore Urban, India Mirafra Technologies Full time

    Mirafrais a technology design services company with a high level of expertise in semiconductor design and embedded software development including applications. Founded in 2004, the company has proven expertise in ASIC design from Spec to Silicon and software development end to end. The company has a worldwide presence with its HQ in Bangalore and design or...


  • Bangalore Urban, India Tata Consultancy Services Full time

    Senior Verification EngineerLocation: Bangalore/HyderabadExperience: 4+ years1Must have very good System Verilog/UVM experienceMust have expertise in PCI gen6 and CXL3.1or Ethernet bus protocolsHave experience in IP/SoC VerificationExpertise in AMBA/AXI bus protocols and ARM CPUExperience in developing functional verification environments including the...


  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to


  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to


  • Bangalore, India ACL Digital Full time

    Senior Design verification Engineer Mandatory Skill : PCIE Location : Bangalore Experience : 5 years Design Verification Engineer responsible for ensuring functional correctness of ASIC/SoC designs. Key Task: Develop and execute verification plans for complex digital designs. Methodology: Use UVM/SystemVerilog to create testbenches, write...


  • bangalore, India ACL Digital Full time

    Senior Design Verification Engineer:Should have PCIE IP level verification exposureGood UVM understandingSerial protocol understandingInterested,please drop your updated CV to janagaradha.n@acldigital.com


  • bangalore, India HCLTech Full time

    Position Overview: We are seeking a highly skilled Senior Engineer/Architect to join our dynamic team. In this pivotal role, you will lead the design and verification of advanced integrated circuits (ICs), ensuring they meet the highest standards of quality and performance. This position offers the opportunity to work on groundbreaking projects and influence...


  • Bangalore, India eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ Ahmedabad ROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches. Highly experienced with defining block, sub-system and SOC top level test plans. Relevant experience with one or more of PCIe,...


  • bangalore, India eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ AhmedabadROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches.Highly experienced with defining block, sub-system and SOC top level test plans.Relevant experience with one or more of PCIe, NVMe, NAND, DDR and...