VLSI - Synthesis and Static Timing Analysis - Senior Design Engineer
6 months ago
-----------------------------------------------------------------------------Job Title/Role: Synthesis and Static Timing Analysis - Senior Design EngineerLocation : Bangalore/Hyderabad/AhmedabadExperience
Level : 3+ YearsIndustry : SemiconductorsEmployment
Type : Full-timeJob
Functions : Engineering-----------------------------------------------------------------------------SummaryJoin a development team and lead the synthesis, static timing and DFT efforts for an advanced mixed signal chip for a high-profile Silicon Valley startup.In this highly visible role, as part of a highly talented team you will be at the heart of the Soc design effort interfacing with all disciplines with critical impact in getting functional products to of customers quickly. As a Sr, ASIC STA Engineer, you will be a part of the SOC digital design team responsible for providing integrated solutions into a growth industry
Key QualificationsThe position requires thorough knowledge of the ASIC design timing closure flow and methodology.• BTech/MTech/PhD with at least 4+ years hands-on experience in ASIC timing constraints generation and timing closure.• Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good understanding of OCV, noise and crosstalk effects on timing.• Familiarity with all aspects of timing closure of high-performance, mixed-signal SoCs in advanced finFET technology nodes, preferably 7nm.• Knowledge of timing corners/modes and process variations.• Knowledge of low-power techniques including clock gating, power gating and millivoltage designs. Proficient in scripting languages (Tcl and Perl).• ECO timing flow• Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups (e.g. digital design, verification, DFT, physical design, etc.).• Familiarity with RTL, synthesis, logic equivalence, DFT, floor-planning, and backend related methodology and tools.• Must be able to solve complex problems and independently drive tasks to completion in a timely manner.• Be able to work under limited supervision and take complete accountability.
Responsibilities Include• Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation).• Develop and maintain methodology and flows related to timing verification and closure.• Generation of block and full chip timing constraints.• Analyze timing reports and utilize scripting techniques to develop insights and drive rapid Eteros Technologies, Inc. Confidential Sep 2020 timing closure.• Support digital chip integration work and flows
What's in it for you• Work on leading edge technologies• An opportunity for career development and growth• Competitive compensation• Medical Benefits and more
-
Delhi, India Eteros Technologies Full timeCompany: Eteros Technologies India Private Limited Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst The...
-
delhi, India Eteros Technologies Full timeCompany: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...
-
Static timing analysis engineer
4 weeks ago
delhi, India LeadSoc Technologies Pvt Ltd Full timeSoC level – Static timing Analysis EngineerExperience : 10+ years of relevant experienceExpectations:Candidate should have strong STA fundamentals.Has done timing sign-off including timing margin calculations independently on SoC level.Experience in handling STA of multi-power domain designs.STA flow enhancement, abstraction with bottleneck...
-
Static timing analysis engineer
4 weeks ago
Delhi, India LeadSoc Technologies Pvt Ltd Full timeSoC level – Static timing Analysis EngineerExperience: 10+ years of relevant experienceExpectations:Candidate should have strong STA fundamentals.Has done timing sign-off including timing margin calculations independently on SoC level.Experience in handling STA of multi-power domain designs.STA flow enhancement, abstraction with bottleneck...
-
Staff DFT CAD Engineer
3 months ago
delhi, India Synopsys Inc Full timeWe are looking for a Solutions Engineer Staff to join the team. Does this sound like a good role for you? Develop Synopsys Silicon Lifecycle Management tool flows, methodologies, and automation to meet test requirements for High volume manufacturing, Production, In-ramp, In-Field etc., that includes Memory BIST, Logic BIST, Scan compression, Boundary scan,...
-
Senior VLSI Engineer
2 weeks ago
Delhi, Delhi, India Tanishi consultants Full timeVLSI Design ExpertiseWe are seeking a highly skilled VLSI Engineer to join our team at Tanishi consultants. The ideal candidate will have expertise in designing and developing leading-edge ICs, with a strong focus on analog and mixed-signal circuits.Key Responsibilities- Design and develop high-performance ICs using advanced design techniques and tools.-...
-
Senior Physical Design Engineer
4 weeks ago
Delhi, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIES- Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
Senior Physical Design Engineer
4 weeks ago
Delhi, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
Senior Physical Design Engineer
4 weeks ago
delhi, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
Physical Design Director
14 hours ago
Delhi, India Mulya Technologies Full timePhysical Design Director (Technical )Location: BangaloreWe enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers,...
-
Senior Physical Design Manager
2 days ago
New Delhi, India Mulya Technologies Full timeSenior Manager / Manager Physical Design (10-15 years experience)HyderabadFounded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Senior Manager / Manager Physical Design (10-15 years experience)Preferred Experience3nm/5nmMultiple TapeoutsComplex chips design, like Server ChipsFull-chip...
-
Senior ASIC Design Engineer
12 hours ago
Delhi, Delhi, India Mulya Technologies Full timeJob Description:">Mulya Technologies is seeking an experienced Senior ASIC Design Engineer to join our team. As a key member of our design team, you will play a crucial role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices.">About the Role:">We are looking for a highly skilled engineer with...
-
Physical design engineer
1 week ago
Delhi, India Jones RecruitZo Full timeJob Title: Senior ASIC Design Engineer (Physical Design & Timing Optimization)Location: WFO / Hyderabad)Experience: 5-8 YearsNotice Period: 30- 45 daysJob Description:We are looking for a skilled Senior ASIC Design Engineer with expertise in Physical Design and Timing Optimization. The ideal candidate will have hands-on experience with Hierarchical...
-
Physical Design Engineer
2 weeks ago
Delhi, India Jones RecruitZo Full timeJob Title: Senior ASIC Design Engineer (Physical Design & Timing Optimization)Location: WFO / Hyderabad)Experience: 5-8 YearsNotice Period: 30- 45 daysJob Description:We are looking for a skilled Senior ASIC Design Engineer with expertise in Physical Design and Timing Optimization . The ideal candidate will have hands-on experience with Hierarchical...
-
Senior Physical Design Engineer
4 weeks ago
delhi, India Wipro Full timeSenior Physical Design Engineer: Exp-6+yrs KEY RESPONSIBILITIES: Lead the team responsible for Synthesis, Physical Design, timing and Physical closure Manage a large team of internal and external resources Responsible for ensuring the completion of the SOC chip on schedule with high QOR Physical implementation of block level and subsystem level Contribute...
-
Senior Physical Design Engineer
4 weeks ago
Delhi, India Wipro Full timeSenior Physical Design Engineer:Exp-6+yrsKEY RESPONSIBILITIES:- Lead the team responsible for Synthesis, Physical Design, timing and Physical closure- Manage a large team of internal and external resources- Responsible for ensuring the completion of the SOC chip on schedule with high QOR- Physical implementation of block level and subsystem level- Contribute...
-
Senior Physical Design Engineer
4 weeks ago
delhi, India Wipro Full timeSenior Physical Design Engineer:Exp-6+yrsKEY RESPONSIBILITIES:Lead the team responsible for Synthesis, Physical Design, timing and Physical closureManage a large team of internal and external resourcesResponsible for ensuring the completion of the SOC chip on schedule with high QORPhysical implementation of block level and subsystem levelContribute to...
-
Senior Physical Design Engineer
4 weeks ago
Delhi, India Wipro Full timeSenior Physical Design Engineer:Exp-6+yrsKEY RESPONSIBILITIES:Lead the team responsible for Synthesis, Physical Design, timing and Physical closureManage a large team of internal and external resourcesResponsible for ensuring the completion of the SOC chip on schedule with high QORPhysical implementation of block level and subsystem levelContribute to...
-
Senior Staff FPGA Design Engineers
2 months ago
Delhi, India Synopsys Inc Full timeSenior Staff FPGA Design Engineers (prototyping)Location: BangaloreExperience: 8yrs - 12yrsOverview:Synopsys’s HAPS Based Prototyping includes HAPS hardware and HAPS ProtoCompiler tools that provide design automation and debug for the HAPS Series of FPGA-based prototypes. Features include FPGA synthesis for HAPS, system planning, RTL debug and system...
-
VLSI - Physical Design Lead Engineer
2 months ago
Delhi, India Eteros Technologies Full timeCompany: Eteros Technologies India Private Limited Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst The...