Dft lead engineer
4 weeks ago
Job Description- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these. The candidate is expected to have clear understanding of BSCAN, MBIST, SCAN, ATPG and Simulation concepts. Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and simulations, MBIST and BSCAN simulations using industry standard tools of Cadence/Siemens Tessent/Synopsys. He/she must have worked on zero delay as well as SDF Timing Simulations. Must have good debugging skills using GUI mode of industry standard simulators like VCS, NCSim or Xcelium. The candidate should have worked on fault models like stuck-at, Transition Delay Faults(TDF), IDDQ and should have experience in scan test coverage improvement techniques. He/she should have worked in So C level DFT with experience in OCC/OPCG insertion, EDT/Compression logic insertion, clock module handling for scan purposes and post-silicon bring-up and /or production activities with exposure to Tester debug usings shmoo plots and graphs. The candidate should have experience of providing test mode timing constraints to STA and PD teams. Additional knowledge of perl/tcl scripting will be an advantage. Good communication skills and debugging skills are a must to have qualities for this role as it involves cross-functional teams and customer teams communications along with internal DFT team leading and mentoring of DFT Engineers. Good to have skills - DFT architecture and implementation knowledge of chiplet based implementations Exp- 5+ years About Company: 7 Rays Semiconductors Private Ltd. is a provider of end to end custom So C design solutions ranging from So C Architecture, RTL design, Design verification, DFT, Physical Design & Analog design. We are focused on providing services to top semiconductor and system companies to help them with the design of their complex So Cs . We work closely with our clients, building effective partnerships to deliver high-quality solutions tailored to their needs. With a strong engineering team and a proven track record of successful project executions, we are committed to excellence and innovation in So C Design, Development, and deployment of customers’ products .
-
Lead DFT Engineer
2 weeks ago
bangalore, India ACL Digital Full timeJob Title: Lead DFT EngineerExperience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC DesignJob Summary:We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with...
-
Lead DFT
7 days ago
bangalore, India Angel and Genie Full timeRole: DFT LeadExperience:10+ yearsLocation: BangaloreSalary: Can be discussedJob DescriptionWe are looking for an energetic, passionate and process oriented DFT Leads who has extensive experience in planning, implementation and verification of DFT features for multiple SoC.Direct Responsibilities of the role, but not limited to,working on various aspects of...
-
Lead DFT Engineer
2 weeks ago
bangalore, India Tech Mahindra Full timeOpen position:- Lead DFT Engineer Experience: - 7+ years Location:- Bangalore NP: - Immediate to 15 days JD: - 1. Experience with DFT tools such as Synopsys DFT Compiler, Test Kompress and Xelium. 2. Minimum 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSN 3. Strong knowledge of DFT techniques such as Scan Chains,...
-
Lead DFT Engineer
5 days ago
bangalore, India Tech Mahindra Full timeOpen position:- Lead DFT EngineerExperience: - 7+ yearsLocation:- BangaloreNP: - Immediate to 15 daysJD: -1. Experience with DFT tools such as Synopsys DFT Compiler, Test Kompress and Xelium.2. Minimum 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSN3. Strong knowledge of DFT techniques such as Scan Chains, ATPG,...
-
Lead DFT
5 days ago
bangalore district, India Angel and Genie Full timeRole: DFT Lead Experience:10+ years Location: Bangalore Salary: Can be discussed Job Description We are looking for an energetic, passionate and process oriented DFT Leads who has extensive experience in planning, implementation and verification of DFT features for multiple SoC. Direct Responsibilities of the role, but not limited to, working on various...
-
Lead Dft Engineer
3 weeks ago
Bangalore, Karnataka, India Evnek Technologies Full timeJob Title Lead DFT Engineer Location Bengaluru Experience 12 Years Notice Period 30days Role Overview We are seeking an experienced Lead DFT Engineer to drive the integration and optimization of Design-for-Test DFT architecture in our LiDAR SoCs In this role you will own DFT strategy planning implementation and validation across our...
-
Dft- sr. lead
2 weeks ago
Bangalore, India HCLTech Full timeDesign for Testability (DFT) Engineer (Senior Level - 10+ years’ experience) Job Summary: We are seeking a highly accomplished Design for Testability (DFT) Engineer to join our elite team and lead the DFT efforts for our most critical ASIC and So C projects. This senior-level position demands a mastery of DFT methodologies and the ability to drive the...
-
DFT- Sr. Lead
2 weeks ago
bangalore, India HCLTech Full timeDesign for Testability (DFT) Engineer (Senior Level - 10+ years’ experience) Job Summary: We are seeking a highly accomplished Design for Testability (DFT) Engineer to join our elite team and lead the DFT efforts for our most critical ASIC and SoC projects. This senior-level position demands a mastery of DFT methodologies and the ability to drive the...
-
Lead DFT Engineer
5 days ago
bangalore district, India eInfochips (An Arrow Company) Full timeWe are hiring for DFT Engineers. Experience- 5+ years Location- Bangalore, Ahmedabad, Hyderabad, Noida Educational Qualification(s) BE/ME *Detailed Description of the Job Profile • Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing...
-
DFT Lead Engineer
2 weeks ago
bangalore, India 7Rays Semiconductors Full timeJob Description- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these. The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts. Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and simulations,...
