ASIC RTL Engineer
23 hours ago
Senior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols) Exp - 4 - 20 Location :Bengaluru, Hyderabad, Pune, Noida, KochiExpertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks (Lint, CDC) Knowledge of synthesis and low power is a plus Good understanding of AMBA bus protocols (AXI, AHB, ATB, APB) Good understanding of timing concepts Knowledge of one or more of the interface protocols - PCIe -DDR -Ethernet - I2C, UART, SPI Expertise in setting up and using tools like -Spyglass Lint/CDC -Synopsys DC -Verdi/Xcellium Understanding of scripting languages like Make flow, Perl ,shell, python etc Understanding of processor architecture and/or ARM debug architecture is a plus Able to help and debug issues for multiple subsystems Able to create/review design documents for multiple subsystems Able to support physical design, verification, DFT and SW teams on design queries and reviewsAbout Us: Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With nearly 245,000 employees and business partners across 65 countries, we deliver on the promise of helping our clients, colleagues, and communities thrive in an ever-changing world. Wipro is an Equal Employment Opportunity employer and makes all employment and employment-related decisions without regard to a person's race, sex, national origin, ancestry, disability, sexual orientation, or any other status protected by applicable law.
-
ASIC RTL Integration Engineer
2 weeks ago
New Delhi, India DevloiT Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC RTL Integration Engineer
2 weeks ago
New Delhi, India Devloit Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC RTL Integration Engineer
2 weeks ago
Delhi, India DevloiT Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC RTL Design Engineer
3 days ago
New Delhi, India ACL Digital Full timeRTL (ASIC) Design Engineer Experience : 1-3 Years Location : HyderabadInterested,please share your updated resume to janagaradha.n@acldigital.com
-
Senior ASIC RTL Designer
3 days ago
New Delhi, India Eximietas Design Full timePosition: ASIC RTL Design Engineer Location: Bangalore / Hyderabad Experience: 6+ years Design and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks. Create micro-architecture specs and ensure designs meet performance, power, and area targets. Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...
-
ASIC RTL Engineer 4+ years Bangalore
1 week ago
New Delhi, India ACL Digital Full timeRTL Design:Design and implement RTL code for ASICs inVerilogorSystemVerilog . Create high-quality, reusable, and maintainable RTL code for complex digital systems. Architecture Design:Work closely with architects to understand the high-level design specifications and translate them into efficient RTL code. Participate in defining micro-architecture for...
-
Senior ASIC RTL Designer
2 weeks ago
New Delhi, India Eximietas Design Full timePosition: ASIC RTL Design EngineerLocation: Bangalore / HyderabadExperience: 6+ years- Design and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks. - Create micro-architecture specs and ensure designs meet performance, power, and area targets. - Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and...
-
ASIC RTL Design Engineer
1 week ago
New Delhi, India eInfochips (An Arrow Company) Full timeGreetings of the day!!!This is regarding a Job opportunity with eInfochips as we are having a position of ASIC RTL DESIGN ENGINEERSExperience- 5+ Years Location- Bangalore, Ahmedabad Job Description: Experience in RTL design Verilog/VHDL Simulation tools, Modeslim/VCS etc. Basic protocols, I2C, UART, PCIe, SPI etc. Micro-Architecture experience is a plus...
-
Senior/Principal ASIC RTL Design Engineer
1 week ago
New Delhi, India Proxelera Full timeMy name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title- Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem)...
-
Senior/Principal ASIC RTL Design Engineer
1 week ago
New Delhi, India Proxelera Full timeMy name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title - Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem)Location...
