Current jobs related to ASIC Design Engineer - Bangalore Metropolitan Area - Infinera

  • Senior ASIC Design Architect

    2 days ago

    Bangalore Metropolitan Area, India Mulya Technologies Full time

    Job Title: Senior ASIC Design ArchitectMulya Technologies is seeking a highly skilled Senior ASIC Design Architect to join our team. As a Senior ASIC Design Architect, you will be responsible for developing architecture and micro-architecture based on specifications. Your strong knowledge of bus protocols such as AHB, AXI, and peripherals like PCIe, USB,...

  • ASIC Design Engineer

    3 weeks ago

    Bangalore, India Juniper Networks Full time

    ASIC Design engineer Location: Bangalore Experience: 5+ years Opportunity Snapshot: We are looking to hire sharp ASIC Design Engineer with excellent communication and leadership skills. You will be part of a fast paced team responsible for delivering high-speed ASICs for large, complex systems. You will have a significant opportunity to interact with...

  • Asic design engineer

    3 weeks ago

    Bangalore, India Juniper Networks Full time

    ASIC Design engineer Location: Bangalore Experience: 5+ years Opportunity Snapshot: We are looking to hire sharp ASIC Design Engineer with excellent communication and leadership skills. You will be part of a fast paced team responsible for delivering high-speed ASICs for large, complex systems. You will have a significant opportunity to interact...

  • ASIC Design Engineer

    3 weeks ago

    bangalore, India Juniper Networks Full time

    ASIC Design engineerLocation: BangaloreExperience: 5+ years Opportunity Snapshot:We are looking to hire sharp ASIC Design Engineer with excellent communication and leadership skills.You will be part of a fast paced team responsible for delivering high-speed ASICs for large, complex systems. You will have a significant opportunity to interact with system...

  • ASIC Design Engineer

    2 months ago

    bangalore, India Juniper Networks Full time

    ASIC Design engineer Location: Bangalore Experience: 5+ years Opportunity Snapshot: We are looking to hire sharp ASIC Design Engineer with excellent communication and leadership skills. You will be part of a fast paced team responsible for delivering high-speed ASICs for large, complex systems. You will have a significant opportunity to interact with...

  • ASIC Design Engineer

    2 months ago

    bangalore, India Juniper Networks Full time

    ASIC Design engineerLocation: BangaloreExperience: 5+ years Opportunity Snapshot:We are looking to hire sharp ASIC Design Engineer with excellent communication and leadership skills.You will be part of a fast paced team responsible for delivering high-speed ASICs for large, complex systems. You will have a significant opportunity to interact with system...

  • Asic Design Engineer

    1 month ago

    Bangalore City, India Juniper Networks Full time

    ASIC Design engineerLocation: BangaloreExperience: 5+ years Opportunity Snapshot:We are looking to hire sharp ASIC Design Engineer with excellent communication and leadership skills.You will be part of a fast paced team responsible for delivering high-speed ASICs for large, complex systems. You will have a significant opportunity to interact with system...

  • Asic Design Engineer

    1 month ago

    Bangalore City, India Tessolve Full time

    ### Job Description: ASIC RTL Design Engineer**Location:** Bangalore**Experience:** 6- 25+ years**Notice Period:** 30-45 days**Key Responsibilities:**- Design, implement, and verify RTL for ASIC and FPGA.- Develop and optimize FPGA-based emulation prototypes.- Work on high-speed protocols and ensure their efficient implementation.- Collaborate with...

  • Senior ASIC Design Engineer

    2 weeks ago

    Bangalore, India ConnectPro Management Consultants Pvt Ltd. Full time

    **RTL Designer Role**We are seeking an experienced Senior ASIC Design Engineer to join our team at ConnectPro Management Consultants Pvt Ltd. as a Lead RTL Designer. The ideal candidate will have a strong background in ASIC design and a deep understanding of digital design fundamentals.**Key Responsibilities:**Develop and optimize Register Transfer Level...

  • RTL Designer

    2 weeks ago

    Bangalore, India ConnectPro Management Consultants Pvt Ltd. Full time

    Job Title : RTL Designer ASIC (8-13 Years Experience). Location : Bangalore. Company : Analog Devices. Job Summary : Seeking an experienced RTL Designer with a strong background in ASIC design to join our cutting-edge engineering team. The ideal candidate will have 8 to 13 years of experience in RTL design, with deep expertise in ASIC design methodologies,...

  • RTL Designer

    1 month ago

    Bangalore, Karnataka, India ConnectPro Management Consultants Pvt Ltd. Full time

    Job Title : RTL Designer ASIC (8-13 Years Experience). Location : Bangalore. Company : Analog Devices. Job Summary : Seeking an experienced RTL Designer with a strong background in ASIC design to join our cutting-edge engineering team. The ideal candidate will have 8 to 13 years of experience in RTL design, with deep expertise in ASIC design methodologies,...

  • Senior ASIC Design Engineer

    3 weeks ago

    Greater Hyderabad Area, India Mulya Technologies Full time

    Mulya Technologies is seeking a highly skilled Principal IP Design Engineer to join its team. The ideal candidate will have a strong background in ASIC design and development, with expertise in creating micro-architecture and detailed design documents.The successful candidate will be responsible for performing RTL coding for complex design blocks in Verilog,...

  • ASIC Design Verification Engineer

    3 weeks ago

    Bangalore, India Squareroot Consulting Full time

    Job Title: ASIC EngineerThis role is for a talented Embedded Systems Verification Specialist to join our team at Squareroot Consulting. The ideal candidate will have a strong background in ASIC design verification and a passion for delivering high-quality results.Key Responsibilities:Define and implement IP/SoC verification plans, build verification test...

  • Principal Physical Design Engineer

    2 days ago

    Bangalore Metropolitan Area, India Mulya Technologies Full time

    Job Title: Principal Physical Design EngineerAt Mulya Technologies, we are seeking a highly skilled Principal Physical Design Engineer to join our team. As a key member of our ASIC design team, you will be responsible for performing hands-on physical design and physical verification tasks across projects in advanced process nodes.You will manage...

  • ASIC Design Engineer

    2 months ago

    bangalore, India Tessolve Full time

    ### Job Description: ASIC RTL Design Engineer**Location:** Bangalore**Experience:** 6- 25+ years**Notice Period:** 30-45 days**Key Responsibilities:**- Design, implement, and verify RTL for ASIC and FPGA.- Develop and optimize FPGA-based emulation prototypes.- Work on high-speed protocols and ensure their efficient implementation.- Collaborate with...

  • Senior ASIC Design Engineer

    3 weeks ago

    Greater Hyderabad Area, India Mulya Technologies Full time

    Job Title: Senior ASIC Design EngineerAbout the Role:We are seeking a highly skilled Senior ASIC Design Engineer to join our team at Mulya Technologies. As a key member of our engineering team, you will be responsible for designing and integrating high-performance System on Chip (SoC) solutions.Key Responsibilities:Design and integrate high-performance SoC...

  • Senior ASIC Design Engineer Position Open at Mulya Technologies

    2 hours ago

    Bangalore Metropolitan Area, India Mulya Technologies Full time

    Job Description:Mulya Technologies is seeking a highly skilled Principal IP Design Engineer to join our team. As a key member of our design team, you will be responsible for creating micro-architecture and detailed design documents, performing RTL coding, and working closely with the verification and back-end teams.Responsibilities:• Creating...

  • ASIC Design Director

    4 weeks ago

    Bangalore Metropolitan Area, India Mulya Technologies Full time

    ASIC Design DirectorLocation: Bangalore We enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage,...

  • Senior ASIC Design Engineer

    3 weeks ago

    Greater Hyderabad Area, India Mulya Technologies Full time

    Design with UsMulya Technologies is seeking a highly skilled Principal IP Design Engineer to join our team in Santa Clara, California and Hyderabad. As a key member of our design team, you will be responsible for creating micro-architecture and detailed design documents for complex ASIC designs.Key ResponsibilitiesDeveloping and implementing RTL coding for...

  • Senior ASIC Physical Design Engineer

    2 weeks ago

    Greater Bengaluru Area, India Mulya Technologies Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary:We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Mulya Technologies. As a key member of our design team, you will be responsible for performing hands-on physical design and physical verification tasks across projects in advanced process nodes.Key...

ASIC Design Engineer

2 months ago

Bangalore Metropolitan Area, India Infinera Full time

About Infinera

Infinera is one of the world's leading providers of carrier-class optical networking products and services worldwide. Our solutions carry data over subsea optical cables, between cities and data centres. Infinera is building the next generation of pluggable optical modules and compact open modular optical systems.

Infinera India Pvt. Ltd, Bangalore, is the largest Engineering group within Infinera with a team of 400+ people and is a critical execution team since the past 15 years.

Infinera India ASIC team provides ASIC and FPGA solutions for all client facing interfaces in Infinera's systems. A dedicated team of 70 ASIC engineers gets to own and work on the Architecture, Design, Verification of Next Generation client interface solutions.

As a company, Infinera has a culture and history of challenging conventional engineering thinking.

The ASIC team takes pride in its engineering acumen, its teamwork, and the difference it makes to the quality and timeliness of our ASIC solutions.

We are looking to add passionate, highly motivated, and talented Engineers to our mix of seasoned Engineers and fresh college graduates. Verification, emulation, platform experts who develop SW and FW


Infinera provides the Network Connectivity Solutions for the World’s most demanding Networks. As an Infinera employee, you will be solving the industry’s toughest problems by leading, not following. Collaborate across our diverse culture, global reach and reap its benefits.


ASIC team is responsible for providing in house ASIC/FPGA solutions that are at the core of the Infinera Networking Solutions.


Role:

In this role you are expected to work with architects to understand the requirements, document them and implement the functional block or an IP.

What the peron will be doing:

• Work closely with Architects to understand the requirements, document them, and implement the functional block or an IP

• Capture the design intent, uArch, RTL coding, API coding, lint, constraints development, CDC, and synthesis

• Debug the designs and work with verification team members to get a functionally clean block

• Integrate blocks and create physical design blocks for place and route

• Work with Physical Design team to ensure that the design meets area, timing, power requirements

• Test their design block in the lab and work with lab validation team members


What we seek:

• Ability to abstract complex functions

• Ability to do the uArch using block diagrams, waveforms and mathematical and logical models/equations

• Good understanding of use of FIFOs, state machines

• Exposure to RTL coding using Verilog/system Verilog

• Good logic design skills with ability to understand timing, area and power reports

• Experience in timing constraints development, running lint and CDC checks, synthesis using ASIC or FPGA tools

• Interested in using assertions and formal property verification to develop bug free designs

• Experience of 5+ years in design (uArch, RTL coding, RTL checks and debug)

  • Preferred: Prior experience in Ethernet/Networking domain