
RTL Design Engineer
4 weeks ago
Exp Level: 4+ yrs
Loctaion: Hyderabad /Bangalore
Job Description:
• RTL coding knowledge
• Top-level (SOC) level basic industry standard Arch knowledge
• SoC & IP level Integration knowledge
• IPXACT knowledge
• IORING and Phys & GPIOs basic functionality
• Design Partitioning(Tilification) knowledge
• Design RTL quality checks:
Clock domain crossing(CDC)
Reset domain crossing(RDC)
LINT
VSI
UPF knowledge
LEC(Logic equivalence check)
Timing concepts & SDC knowledge
• Tools knowledge:
Vc_static or equivalent other tools(VSI)
VC_spyglass LINT, CDC and RDC
0in
Formality and conformal LEC tool
• Design and scripting languages:
Verilog and SV
Perl
Python
TCL
-
RTL Design Engineer
1 day ago
india ACL Digital Full timePrincipal RTL Design Engineer & ArchitectBangaloreWe are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems.Responsibilities• Design and develop microarchitectures for a...
-
Senior RTL Design Engineer
4 weeks ago
India L&T Technology Services Full timeLLTS is looking to hire for RTL design engineers with 6+ years of experience with below skills set ::RTL Design Engineer with 6+ of Hands on experiences.• Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL) , IP Design, SoC Design and Integration• Should have hands on experience in...
-
RTL Design Engineer
2 weeks ago
india ACL Digital Full timeJob Title: RTL Design Engineers Exp Level: 4+ yrs Loctaion: Hyderabad /BangaloreJob Description: • RTL coding knowledge • Top-level (SOC) level basic industry standard Arch knowledge • SoC & IP level Integration knowledge • IPXACT knowledge • IORING and Phys & GPIOs basic functionality • Design Partitioning(Tilification) knowledge • Design RTL...
-
RTL Design Engineer
5 days ago
india ACL Digital Full timeJob Title - RTL Design Engineers Exp Level: 4+ yrs Loctaion: Hyderabad /Bangalore Job Description: • RTL coding knowledge • Top-level (SOC) level basic industry standard Arch knowledge • SoC & IP level Integration knowledge • IPXACT knowledge • IORING and Phys & GPIOs basic functionality • Design Partitioning(Tilification) knowledge • Design...
-
RTL Design Engineer
1 week ago
Bengaluru, India SEMI LEAF Full timeJob Description Responsibilities - Develop synthesizable RTL for high-performance SoC, subsystem, or IP designs APB - Contribute to architecture definition, micro-architecture design, and implementation - Collaborate closely with architecture, verification, and physical design teams ARM - Own and deliver RTL blocks from spec to tape-out - Ensure clean...
-
RTL Design Engineer-CXL
2 weeks ago
india Tata Consultancy Services Full timeRTL Design Engineer(CXL) Experience - 5+yrs Location- BangaloreJD Strong RTL designer with IP design experience SoC Integration Interconnect Generation for a given configuration CXL 3.1 and above design experience
-
RTL Design Engineer-CXL
4 weeks ago
India Tata Consultancy Services Full timeRTL Design Engineer(CXL)Experience - 5+yrsLocation- BangaloreJDStrong RTL designer with IP design experienceSoC IntegrationInterconnect Generation for a given configurationCXL 3.1 and above design experience
-
ASIC RTL Design Engineer
2 weeks ago
Hyderabad, India AideWiser SolTek Full timeJob Description ASIC RTL Design Engineer Job Description: Exp: 5 to 8 yrs Location: Hyderabad - Good knowledge on the digital concepts and ASIC flow - Experience in RTL coding is a must. - Must have hands on experience with SoC design and integration. - Experience in Verilog/System-Verilog is a must. - knowledge of AMBA protocols - AXI, AHB, APB - Basic...
-
RTL Design Engineers
2 weeks ago
india ACL Digital Full timeJob Description:RTL Design ( Ethernet ) Experience : 5-8 years Location : HyderabadCandidate should be with strong RTL design experience. Strong design Experience in Ethernet IPs or Ethernet protocol domain. knowledge in Verilog/VHDL languages scripting languages TCL/Perl/python any one. Knowledge of AXI Protocols.
-
RTL Design Engineers
4 weeks ago
India ACL Digital Full timeJob Description:RTL Design ( Ethernet )Experience : 5-8 yearsLocation : HyderabadCandidate should be with strong RTL design experience.Strong design Experience in Ethernet IPs or Ethernet protocol domain.knowledge in Verilog/VHDL languagesscripting languages TCL/Perl/python any one.Knowledge of AXI Protocols.