Senior Physical Design Engineer
2 hours ago
Technical Requirements
- Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team.
- In-depth knowledge of floor planning, power planning, PNR and signoff checks
- Strong experience in static timing analysis (STA), timing closure, and signal integrity.
- Expertise in power optimization techniques, Upf, including clock gating and multi-voltage domain design
- Proficiency in physical design tools, such as Synopsys ICC2, Primetime, Calibre, Redhawk-SC
- Scripting skills in Tcl, Python, or Perl to enhance automation and streamline physical design tasks.
- Familiarity with DRC, LVS, and other physical verification processes.
Responsibilities
- Own the physical design implementation of SoC subsystems, including floor planning, placement, clock tree synthesis (CTS), routing, and optimization to meet PPA goals.
- Work closely with RTL, DFT and IP teams to ensure seamless subsystem integration and resolve physical design issues that impact overall system performance.
- Collaborate with the Full Chip physical verification team to resolve DRC, LVS, and antenna rule violations, ensuring compliance with top level
- Lead clock tree synthesis, manage clock skew, insertion delay, and ensure timing closure across all corners and modes. Address timing violations and signal integrity issues.
- Implement power-saving techniques, such as power gating, multi-voltage domains, and clock gating, to achieve low-power targets while maintaining performance.
- Develop and optimize custom scripts in Tcl, Perl, or Python to streamline physical design tasks and improve workflow efficiency.
- Mentor and guide junior physical design engineers, sharing best practices and providing technical guidance to improve team efficiency and expertise.
Experience: 4+ Years
Job Location: Bangalore
-
Physical Design Engineer
2 hours ago
Bangalore Urban, Karnataka, India, IN ACL Digital Full timeExperience: 3 - 6 YearsNotice period: ImmediateLocation: Bangalore & HyderabadResponsibilitiesMandatory Experience in Full Chip Timing.Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization.Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing...
-
Senior Physical Design Engineer
2 hours ago
Bangalore Urban, Karnataka, India, IN ACL Digital Full time• PNR Leads Required with Shorter Notice period to lead a Team for a Long-Term Project.• Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc. • Experience in PnR tools like ICC/Innovus with regards to physical convergence must. • Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV. • Good overall...
-
Director- Physical Design
2 hours ago
Bangalore Urban, Karnataka, India, IN SEMIFIVE Full timeDirector- Physical DesignAbout SemifiveFounded in Seoul in 2019, SEMIFIVE is basing its foundation on Korea’s semiconductor design competency that was amassed for more than 20 years. With expertise spanning front-end to back-end design, SEMIFIVE has become the fastest growing silicon design company that offers the most comprehensive design solutions....
-
Physical Design Engineer
2 hours ago
Bangalore Urban, Karnataka, India, IN ACL Digital Full timeShould be able to handle Full chip hashtagAdded advantage for #Innovus with Minimum 4 years #PnR (timing/congestion/CTS issues), understanding of hashtag#IO ring,#package support, multi hashtag#voltage design.Deep understanding of the concepts related to hashtag#synthesis, place & route, hashtag#CTS, timing convergence, IR/EM checks and signoff DRC/LVS...
-
Bangalore Urban, Karnataka, India, IN Proxelera Full timeProxelera is India’s premium chip and system software product engineering partner. Our engineers take extreme passion in your assignments and deliver through their years of high quality experience to make your product successful. We understand the challenges of all aspects of product engineering – right from design planning stage to post silicon work. We...
-
Physical Design Engineer/ Lead
2 hours ago
india, IN eInfochips Full timePHYSICAL DESIGN ENGINEER/LEAD - NOIDA/Ahmedabad/Bangalore/Hyderabad/Pune(NO WORK FROM HOME OR REMOTE WORK) Job description: 4 to 15 Years of Hands on ExperienceBlock level Physical Design Implementation from RTL to GDSII or Netlist to GDSII,Block level Physical Signoff,Block level Timing Signoff and ECO generation.Block level Power signoff.Good skill on...
-
Design Engineering Manager
2 hours ago
Bangalore Urban, Karnataka, India, IN Connectpro Management Consultants Private Limited Full timeLead and mentor a team of RTL design engineers across multiple SoC projects.Own the design execution from specification to RTL handoff, ensuring functionality, quality, and schedule adherence.Define and implement RTL design methodologies, coding guidelines, and best practices for consistency and reuse.Collaborate with architecture, verification, DFT, and...
-
Senior Landscape Architect
2 hours ago
Bangalore Urban district, India, IN Design Milieu Full timeCompany DescriptionDesign Milieu is a progressive firm specializing exclusively in the field of Landscape Architecture. Established in March 2000, we have successfully handled a diverse range of projects varying in scope from small residential spaces to large ecological sites such as dam environments. Our expertise lies in creating sustainable and innovative...
-
Palantir Data Engineer
2 hours ago
Bangalore Urban, Karnataka, India, IN Tata Consultancy Services Full timeGreetings from TCS !!!Role : Data EngineerExperience Range : 3-9 YearsLocation of Requirement : PAN IndiaJob Description :4+ years of experience in data engineering or data analytics roles3+ year of experience with Palantir FoundryJob OverviewWe are seeking a Senior Palantir Foundry Developer to join our data engineering and analytics team. In this role, you...
-
Senior Design Verification Engineer
2 hours ago
Bangalore Urban, Karnataka, India, IN L&T Technology Services Full timeSoC/SS Lead Engineers : Experience in development of UVM based verification environments from scratch. Experience with Design verification of ta-center applications like Video, AI/ML and Networking designs. Experience in Mercurial (Hg), Git or SVN. Experience with low power design. Experience working across and building relationships with cross-functional...