NOC/IP-Design Verification Lead Engineer
3 hours ago
Exp: 8+ Years
Location: Bangalore
JD:
Key Responsibilities:
· Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.
· Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.
· Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and UCIe connected via NoC.
· Model and validate credit-based flow control, packet routing, QoS, and virtual channel behavior.
· Perform assertion-based verification (SVA/DVL) for protocol compliance and corner cases.
· Debug complex interactions at simulation or emulation level, including deadlocks, congestion, or ordering violations.
· Work closely with architects and RTL teams to align verification coverage and performance metrics.
· Perform coverage closure (code + functional) and ensure complete verification sign-off.
Required Skills:
· Strong experience with SystemVerilog, UVM, and object-oriented testbench development.
· In-depth knowledge of NoC protocols (AXI4, CHI, TileLink, or proprietary NoC).
· Verification experience with coherent interconnects, cacheable traffic, and memory subsystem validation.
· Familiarity with Synopsys, Cadence, or Siemens verification tools (VCS/Xcelium/Questa).
· Familiarity with formal verification, assertions (SVA/PSL), and coverage metrics.
· Ability to debug low-level issues using waveform analysis, scoreboards, and transactors.
· Familiarity with multi-core CPU, DSP, or GPU interconnect systems is a plus.
-
Senior Design Verification Engineer
3 hours ago
Bangalore Urban, Karnataka, India, IN L&T Technology Services Full timeSoC/SS Lead Engineers : Experience in development of UVM based verification environments from scratch. Experience with Design verification of ta-center applications like Video, AI/ML and Networking designs. Experience in Mercurial (Hg), Git or SVN. Experience with low power design. Experience working across and building relationships with cross-functional...
-
Senior Verification Engineer
3 hours ago
Bangalore Urban, Karnataka, India, IN Tata Consultancy Services Full timeSenior Verification EngineerLocation: Bangalore/HyderabadExperience: 4+ years1Must have very good System Verilog/UVM experienceMust have expertise in PCI gen6 and CXL3.1or Ethernet bus protocolsHave experience in IP/SoC VerificationExpertise in AMBA/AXI bus protocols and ARM CPUExperience in developing functional verification environments including the...
-
RTL Design Engineer
3 hours ago
Bangalore Urban, Karnataka, India, IN ACL Digital Full timePrincipal RTL Design Engineer & Architect Bangalore We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems. Responsibilities • Design and develop microarchitectures...
-
AMS Verification Engineer
3 hours ago
Bangalore Urban, Karnataka, India, IN eInfochips Full timeJob Title: AMS Verification EngineerExperience Required: Minimum 4 years relevant experience is required.Location: Bangalore, Hyderabad, Noida, Chennai, Ahmedabad, PuneKey Responsibilities:Min 4 Years of overall experience in ASIC VerificationShould have worked on AMS Verification for minimum of 2 yearsDevelop and execute verification plans for AMS...
-
Senior Design-for-Debug Verification Engineer
3 hours ago
Bangalore Urban, Karnataka, India, IN UST Full timeJob ResponsibilityPre-silicon system verification. This include SoC, FPGA & Full Chip design verification.Create testcase and testbench with UVM methodologyFullchip/system functional verification, by defining verification strategies/methodology and test plan to enable effective verificationCoordinate/interface cross functional efforts with Design, SW,...
-
Asst Manager _FPGA Design
3 hours ago
Bangalore Urban, Karnataka, India, IN Centum Electronics Ltd. Full timeCentum Electronics Ltd is a leading ESDM (Electronics System Design & Manufacturing) Indian Multinational Company founded in 1994 that offers, Mission Critical design, development & manufacturing of customized system/subsystem solutions for high-reliability applications for global customers in Defense, Aerospace, Space, Industrial, Medical, and...
-
Senior Physical Design Engineer
3 hours ago
Bangalore Urban, Karnataka, India, IN ACL Digital Full timeTechnical RequirementsExcellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team.In-depth knowledge of floor planning, power planning, PNR and signoff checksStrong experience in static timing analysis (STA), timing closure, and signal integrity.Expertise in power optimization...
-
Senior Design for Debug DV Engineer
3 hours ago
Bangalore Urban, Karnataka, India, IN UST Full timeAs a Sr. SoC Design Verification Engineer, you will be responsible for Design for Debug (DfD) architecture verification related tasks.Responsibilities:Pre-silicon system verification, which includes SoC, FPGA & Full Chip design verification.Create testcase and testbench with UVM methodology.Full chip/system functional verification, by defining verification...
-
Bangalore Urban, Karnataka, India, IN Proxelera Full timeProxelera is India’s premium chip and system software product engineering partner. Our engineers take extreme passion in your assignments and deliver through their years of high quality experience to make your product successful. We understand the challenges of all aspects of product engineering – right from design planning stage to post silicon work. We...
-
Lead Engineer
3 hours ago
Bangalore Urban, Karnataka, India, IN ACL Digital Full timeRole: PD LeadExperience: 7+yrsLocation: BangaloreTechnical Skills: Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closure Responsible for...