NOC/IP-Design Verification Lead Engineer
3 weeks ago
Exp: 8+ Years
Location: Bangalore
JD:
Key Responsibilities:
· Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.
· Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.
· Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and UCIe connected via NoC.
· Model and validate credit-based flow control, packet routing, QoS, and virtual channel behavior.
· Perform assertion-based verification (SVA/DVL) for protocol compliance and corner cases.
· Debug complex interactions at simulation or emulation level, including deadlocks, congestion, or ordering violations.
· Work closely with architects and RTL teams to align verification coverage and performance metrics.
· Perform coverage closure (code + functional) and ensure complete verification sign-off.
Required Skills:
· Strong experience with SystemVerilog, UVM, and object-oriented testbench development.
· In-depth knowledge of NoC protocols (AXI4, CHI, TileLink, or proprietary NoC).
· Verification experience with coherent interconnects, cacheable traffic, and memory subsystem validation.
· Familiarity with Synopsys, Cadence, or Siemens verification tools (VCS/Xcelium/Questa).
· Familiarity with formal verification, assertions (SVA/PSL), and coverage metrics.
· Ability to debug low-level issues using waveform analysis, scoreboards, and transactors.
· Familiarity with multi-core CPU, DSP, or GPU interconnect systems is a plus.
-
AMS Verification Engineer
3 weeks ago
Bangalore Urban, Karnataka, India, IN eInfochips Full timePosition: AMS Verification Engineers Experience: 5+ YearsLocation: Bangalore, Hyderabad, Ahmedabad, NoidaKey Responsibilities:Lead the planning, development, and execution of AMS verification strategies for analog/mixed-signal IPs and SoCs.Define and implement verification plans, including testbenches, stimulus generation, and checking strategies.Develop and...
-
ASIC Design Verification Engineer
1 week ago
Bangalore Urban district, India, IN VeriFast Technologies Full timeJob Title: Design Verification EngineerLocation: Bangalore, Onsite only (JBR Tech Park, Whitefield Bangalore)Employment Type: Full-time Employment (contract considered)15 Open Positions:5 positions for 12+ years5 positions for 8-12+ years5 positions 5+ yearsAbout VeriFast Technologies:VeriFast Technologies, Inc. is a global semiconductor company....
-
Senior Design Verification Engineer
3 weeks ago
Bangalore Urban, Karnataka, India, IN L&T Technology Services Full timeSoC/SS Lead Engineers : Experience in development of UVM based verification environments from scratch. Experience with Design verification of ta-center applications like Video, AI/ML and Networking designs. Experience in Mercurial (Hg), Git or SVN. Experience with low power design. Experience working across and building relationships with cross-functional...
-
Senior Verification Engineer
3 weeks ago
Bangalore Urban, Karnataka, India, IN Tata Consultancy Services Full timeSenior Verification EngineerLocation: Bangalore/HyderabadExperience: 4+ years1Must have very good System Verilog/UVM experienceMust have expertise in PCI gen6 and CXL3.1or Ethernet bus protocolsHave experience in IP/SoC VerificationExpertise in AMBA/AXI bus protocols and ARM CPUExperience in developing functional verification environments including the...
-
ASIC Verification Engineer
1 week ago
Bangalore Urban district, India, IN VeriFast Technologies Full timeJob Title: Design Verification EngineerLocation: Bangalore, Onsite only (JBR Tech Park, Whitefield Bangalore)Employment Type: Full-time Employment (contract considered)15 Open Positions:5 positions for 12+ years5 positions for 8-12+ years5 positions 5+ yearsAbout VeriFast Technologies:VeriFast Technologies, Inc. is a global semiconductor design services...
-
AMS Verification Engineer
3 weeks ago
Bangalore Urban, Karnataka, India, IN eInfochips Full timeJob Title: AMS Verification EngineerExperience Required: Minimum 4 years relevant experience is required.Location: Bangalore, Hyderabad, Noida, Chennai, Ahmedabad, PuneKey Responsibilities:Min 4 Years of overall experience in ASIC VerificationShould have worked on AMS Verification for minimum of 2 yearsDevelop and execute verification plans for AMS...
-
ARM Design Verification Lead
3 weeks ago
, India, IN L&T Technology Services Full timeResponsibilities:You should be a verification engineer with a knowledge of SoC integration verification, SoC scenario verification, SoC performance verification, CHI/PCIe/CXL, DDRx/LPDDRx integration verification in SoC RTL.Project experience with ARM based ecosystem components (A-series ARM Cores, SMMU, GIC, Core sight, NIC and other complex bus...
-
Senior Digital IC Design Engineer
3 weeks ago
Bangalore Urban, Karnataka, India, IN PI Semiconductor Full timeSenior Digital IC Design Engineer (BMS)Job Description PI Semi is founded by a team of industry veterans with a successful track record designing andmarketing quality analog and mixed signal ICs, a market enjoying $60B in its annual turnover worldwide. Our core IPs and products support such applications as highspeed optical communications, RF bias for 5G...
-
CPU Core Feature Verification and Debug Engineer
2 weeks ago
Bangalore Urban, Karnataka, India, IN Tenstorrent Full timeTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
Design Verification Engineer
3 weeks ago
, India, IN ACL Digital Full timeACL Digital Hiring for the below requirementDesignation: DV engineersExperience: 8-10+ yearsLocation: BangaloreJob Description:1. Hands-on experiences on SV/UVM/Specman2. Familiarity with formal-based verification3. Running regression and debugging failures independently4. Experience in functional and code coverages5. Independently handling sub-module-level...