RTL Design Lead
19 hours ago
We’re looking for an experienced RTL Design Lead with strong leadership in front-end SoC design, from architecture to handoff. The ideal candidate will drive RTL design, integration, and synthesis, ensuring power, performance, and area efficiency while mentoring engineering teams.Key Responsibilities & Skills:* Lead RTL design from architecture definition to verified netlist delivery.* Own IP selection and configuration, balancing power, performance, and area trade-offs.* Hands-on experience in RTL design, verification, and synthesis with SoC IP integration.* Establish and maintain design flows: CDC, RDC, LINT, SDC, UPF/CPF.* Experience with physical synthesis and timing closure.* Understanding of analog, DFT, and physical design for cross-functional collaboration.* Excellent communication and mentorship skills for guiding junior engineers.
-
RTL Design Lead
15 hours ago
Hyderabad, India Proxelera Full timeWe’re looking for an experienced RTL Design Lead with strong leadership in front-end SoC design, from architecture to handoff. The ideal candidate will drive RTL design, integration, and synthesis, ensuring power, performance, and area efficiency while mentoring engineering teams.Key Responsibilities & Skills:* Lead RTL design from architecture definition...
-
RTL Design Lead
16 hours ago
hyderabad, India Proxelera Full timeWe’re looking for an experienced RTL Design Lead with strong leadership in front-end SoC design, from architecture to handoff. The ideal candidate will drive RTL design, integration, and synthesis, ensuring power, performance, and area efficiency while mentoring engineering teams.Key Responsibilities & Skills:* Lead RTL design from architecture definition...
-
RTL Design Lead
7 hours ago
Hyderabad, India Proxelera Full timeWe’re looking for an experienced RTL Design Lead with strong leadership in front-end SoC design, from architecture to handoff. The ideal candidate will drive RTL design, integration, and synthesis, ensuring power, performance, and area efficiency while mentoring engineering teams. Key Responsibilities & Skills: * Lead RTL design from architecture...
-
RTL Design Lead
10 hours ago
Hyderabad, India Proxelera Full timeWe’re looking for an experienced RTL Design Lead with strong leadership in front-end SoC design, from architecture to handoff. The ideal candidate will drive RTL design, integration, and synthesis, ensuring power, performance, and area efficiency while mentoring engineering teams. Key Responsibilities & Skills: * Lead RTL design from architecture...
-
Senior ASIC RTL Designer
7 hours ago
Hyderabad, India Eximietas Design Full timePosition: ASIC RTL Design Engineer Location: Bangalore / Hyderabad Experience: 6+ years Design and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks. Create micro-architecture specs and ensure designs meet performance, power, and area targets. Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...
-
Senior ASIC RTL Designer
10 hours ago
Hyderabad, India Eximietas Design Full timePosition: ASIC RTL Design Engineer Location: Bangalore / Hyderabad Experience: 6+ years - Design and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks. - Create micro-architecture specs and ensure designs meet performance, power, and area targets. - Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA,...
-
Senior ASIC RTL Designer
15 hours ago
Hyderabad, India Eximietas Design Full timePosition: ASIC RTL Design Engineer Location: Bangalore / Hyderabad Experience: 6+ yearsDesign and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks.Create micro-architecture specs and ensure designs meet performance, power, and area targets.Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...
-
Senior ASIC RTL Designer
11 hours ago
Hyderabad, India Eximietas Design Full timePosition: ASIC RTL Design Engineer Location: Bangalore / Hyderabad Experience: 6+ yearsDesign and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks.Create micro-architecture specs and ensure designs meet performance, power, and area targets.Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...
-
Senior ASIC RTL Designer
7 hours ago
Hyderabad, India Eximietas Design Full timePosition: ASIC RTL Design EngineerLocation: Bangalore / HyderabadExperience: 6+ yearsDesign and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks.Create micro-architecture specs and ensure designs meet performance, power, and area targets.Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...
-
Senior ASIC RTL Designer
10 hours ago
hyderabad, India Eximietas Design Full timePosition: ASIC RTL Design Engineer Location: Bangalore / Hyderabad Experience: 6+ yearsDesign and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks.Create micro-architecture specs and ensure designs meet performance, power, and area targets.Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...
