Memory Layout design Engineer

3 weeks ago

Bengaluru, India Qualcomm Full time


Company:

Qualcomm India Private Limited

Job Area:

Engineering Services Group, Engineering Services Group > Layout Engineer

General Summary:

Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies designs using different tools and techniques to identify and troubleshoot issues, and stays abreast of new verification methods. Works with multiple internal and external stakeholders to align on projects, provide updates, and resolve issues.

Minimum Qualifications:

• Bachelor's degree in Electrical Engineering, Computer Science, Mathematics, Electronic Engineering, or related field and 2+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.
OR
Associate's degree in Computer Science, Mathematics, Electrical Engineering or related field and 4+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.
OR
High School diploma or equivalent and 6+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

• 2+ years of experience using layout design and verification tools (e.g., cadence, LVS, rmap).

2-6 years of experience in Custom layout and Memory Layout design.

Memory Leafcell layout library design from scratch including top level integration.

Good knowledge on different types of memory architectures and compilers

Good knowledge in optimized layout design for better performance.

Sound knowledge & hands on experience in Finfet technology, DRC limitations and work closely with CAD engineers for better customization of DRC and tiling layout.

Proficient in physical verification flow & debug, like DRC, LVS, ERC, Boundary conditions.

Proficient in Cadence Virtuoso layout editor and Calibre physical verification flow

Proficient in SKILL and PERL for custom tiling and automations

Applicants : If you need an accommodation, during the application/hiring process, you may request an accommodation by sending email to

Although this role has some expected minor physical activity, this should not deter otherwise qualified applicants from applying. If you are an individual with a physical or mental disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities as part of our ongoing efforts to create an accessible workplace.

Qualcomm is an equal opportunity employer and supports workforce diversity.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies :Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

  • Memory Layout Design

    2 weeks ago

    Bengaluru, India GLOBALFOUNDRIES Full time

    Title: Memory Layout Design About GlobalFoundries Introduction In this position you will be integrated in our Foundry IP Development team in Bangalore. In close collaboration with other disciplines across our worldwide engineering teams you will be developing memory circuits and architecture, eFUSE and other Non-volatile Memory designs IP which enable our...

  • Memory Layout

    2 weeks ago

    Bengaluru, India DTC Infotech Full time

    **Experience**: 2+ Years **Location**: Bangalore Roles and Responsibilities Memory leaf cell layout development Migration of layout from one tech node to another Block and top-level integration Quality and timely delivery EM-IR, area intensive layouts, Quality checks (QC) Understanding of design rules for planer and FINFET CMOS technologies Drive multiple...

  • Memory layout

    6 days ago

    Bengaluru, Karnataka, India ACL Digital Full time

    Position: Memory Compiler Layout DeveloperCompany: Innovative TechnologiesLocation: BangaloreExperience: 3+ yearsJoin a dynamic team as a Memory Compiler Layout Developer with responsibilities such as: Designing and developing Memory blocks including Array, Row/Column decoder, sense amplifier, pre-charge, and Control blocks for SRAM. Performing layout...

  • Memory Layout

    1 month ago

    Bengaluru, India ACL Digital Full time

    Job Location: Bangalore Notice Period: Immediate or 15 days Exp:3+ years Responsible for Memory Compiler layout development and verification. · Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM. · Perform layout verification like LVS/ DRC/ Latchup,...

  • Memory layout

    6 days ago

    Bengaluru, Karnataka, India ACL Digital Full time

    Job Location: BangaloreNotice Period: Immediate or 15 daysExp:3+ yearsResponsible for Memory Compiler layout development and verification.· Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.· Perform layout verification like LVS/ DRC/ Latchup, quality...

  • Memory layout

    3 weeks ago

    Bengaluru, India ACL Digital Full time

    Job Location: Bangalore Notice Period: Immediate or 15 days Exp:3+ years Responsible for Memory Compiler layout development and verification. · Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM. · Perform layout verification like LVS/ DRC/ Latchup,...

  • Memory layout

    3 weeks ago

    Bengaluru, India ACL Digital Full time

    Job Location: BangaloreNotice Period: Immediate or 15 daysExp:3+ yearsResponsible for Memory Compiler layout development and verification. · Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM. · Perform layout verification like LVS/ DRC/ Latchup, quality...

  • Memory layout

    2 months ago

    Bengaluru, India ACL Digital Full time

    Job Location: BangaloreNotice Period: Immediate or 15 daysExp:3+ yearsResponsible for Memory Compiler layout development and verification. · Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM. · Perform layout verification like LVS/ DRC/ Latchup, quality...

  • Memory layout

    2 months ago

    Bengaluru, India ACL Digital Full time

    Job Location: BangaloreNotice Period: Immediate or 15 daysExp:3+ yearsResponsible for Memory Compiler layout development and verification. · Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM. · Perform layout verification like LVS/ DRC/ Latchup, quality...

  • Memory layout

    3 weeks ago

    Bengaluru, India ACL Digital Full time

    Job Location: BangaloreNotice Period: Immediate or 15 daysExp:3+ yearsResponsible for Memory Compiler layout development and verification. · Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM. · Perform layout verification like LVS/ DRC/ Latchup, quality...

  • Memory layout

    2 months ago

    Bengaluru, India ACL Digital Full time

    Job Location: Bangalore Notice Period: Immediate or 15 days Exp:3+ years Responsible for Memory Compiler layout development and verification. · Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM. · Perform layout verification like LVS/ DRC/ Latchup,...

  • Insemi Technology

    1 week ago

    Bengaluru, India Insemi Technology Full time

    Location : Bangalore/Hyderabad. Experience : 1 to 8 Years. Position : Memory- Layout Engineer.Role and Responsibilities :- Responsible for Memory Compiler layout development and verification. - Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.- Perform...

  • Memory & Analog Layout

    6 days ago

    Bengaluru, Karnataka, India Leading VLSI Company Full time

    # 1. Memory layout - Sr. Engineer / Lead Bengaluru, India Experience: 4-8 Yrs Skills required: • Hands-on Experience in top level memory Layout. • Technode experience from 28nm -3nm • Experience Using Cadence Virtuoso Layout Editor, Mentor Graphics Calibre, Verification Tool • Performing various kinds of layouts, implementations from top-level,...

  • Memory & Analog Layout

    6 days ago

    Bengaluru, Karnataka, India Leading VLSI Company Full time

    # 1. Memory layout - Sr. Engineer / LeadBengaluru, IndiaExperience: 4-8 YrsSkills required:Hands-on Experience in top level memory Layout.Technode experience from 28nm -3nmExperience Using Cadence Virtuoso Layout Editor, Mentor Graphics Calibre, Verification ToolPerforming various kinds of layouts, implementations from top-level, floor planning down to...

  • Memory & Analog Layout

    1 month ago

    Bengaluru, India Leading VLSI Company Full time

    # 1. Memory layout - Sr. Engineer / LeadBengaluru, IndiaExperience: 4-8 YrsSkills required:•      Hands-on Experience in top level memory Layout.•      Technode experience from 28nm -3nm•      Experience Using Cadence Virtuoso Layout Editor, Mentor Graphics Calibre, Verification Tool•      Performing various kinds of layouts,...

  • Memory & Analog Layout

    1 month ago

    Bengaluru, India Leading VLSI Company Full time

    # 1. Memory layout - Sr. Engineer / LeadBengaluru, IndiaExperience: 4-8 YrsSkills required:•Hands-on Experience in top level memory Layout.•Technode experience from 28nm -3nm•Experience Using Cadence Virtuoso Layout Editor, Mentor Graphics Calibre, Verification Tool•Performing various kinds of layouts, implementations from top-level, floor planning...

  • Intern-memory Design

    2 months ago

    Bengaluru, India GLOBALFOUNDRIES Full time

    **Title**:Intern - Memory Design **About GlobalFoundries** **Introduction** Bangalore GlobalFoundries (GF) Bangalore is seeking a highly skilled and motivated semiconductor development engineer for an internship position. The student will work for embedded memory development in GF Bangalore **Your Job** - Circuit Design and...

  • Senior Memory Design Engineer

    6 days ago

    Bengaluru, Karnataka, India Analog Devices Full time

    Analog Devices Foundation IP group is seeking an experiencedSenior Circuit Design Engineer to develop logic IPs (standard cells and memories) to support analog, digital and mixed-signal SOC designs at various technology nodes.Responsibilities would include, but are not limited to: Support internal and external memory compilers. Memory instance view...

  • Senior Memory Design Engineer

    2 months ago

    Bengaluru, India Analog Devices Full time

    Analog Devices Foundation IP group is seeking an experiencedSenior Circuit Design Engineer to develop logic IPs (standard cells and memories) to support analog, digital and mixed-signal SOC designs at various technology nodes. Responsibilities would include, but are not limited to: Support internal and external memory compilers. Memory instance view...

  • Sram Mask Layout Designer

    2 months ago

    Bengaluru, Karnataka, India Qualcomm Full time

    **Company**: Qualcomm India Private Limited **Job Area**: Engineering Services Group, Engineering Services Group > Layout Engineer **General Summary**: Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout...