Current jobs related to FPGA RTL Design Engineer - Bengaluru, Karnataka - NXP Semiconductors
-
FPGA and RTL Design Engineer
1 week ago
Bengaluru, Karnataka, India Mettlesemi Systems And Technologies Private Limite Full time ₹ 8,00,000 - ₹ 24,00,000 per yearFPGA / RTL Design EngineerLocation: BangaloreExperience: 6+ yearsRole DescriptionAs an FPGA/RTL Design Engineer, you will be responsible for developing RTL modules, FPGA-based systems, and testbenches for verification and validation. This role involves complete ownership from design specification to FPGA implementation, timing closure, and board-level...
-
FPGA RTL Firmware Design Engineer
4 days ago
Bengaluru, Karnataka, India Megha Engineering And Infrastructure Full time ₹ 1,20,000 - ₹ 3,60,000 per year1. Job SummaryWe are seeking a talented FPGA RTL Design Engineer to design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems for RADAR and EW Signal processing applications. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab...
-
Lead FPGA Design Engineer
5 days ago
Bengaluru, Karnataka, India Arting Digital Private Limited Full time ₹ 20,00,000 - ₹ 25,00,000 per yearPosition - Lead FPGA Design EngineerExperience - 8yrLocation- BangaloreSkill Set - FPGA Design, RTL design, digital design,FPGA development, skilled in SystemVerilog/Verilog, AXI4 protocols,and Xilinx Vivado, with strong expertise in DSP and OFDM-based baseband processing.Working Days -5Working Timings - 9 to 6 PMKey Responsibilities:Lead RTL architecture...
-
Lead FPGA Design Engineer
2 days ago
Bengaluru, Karnataka, India Arting Digital Full time ₹ 20,00,000 - ₹ 25,00,000 per yearDescription : - Position : Lead FPGA Design Engineer - Experience : 8yr - Location : Bangalore - Skill Set : FPGA Design, RTL design, digital design,FPGA development, skilled in SystemVerilog/Verilog, AXI4 protocols,and Xilinx Vivado, with strong expertise in DSP and OFDM-based baseband processing. - Working Days : 5Key Responsibilities : ...
-
Lead FPGA Design Engineer
3 days ago
Bengaluru, Karnataka, India Arting Digital Full time ₹ 20,00,000 - ₹ 25,00,000 per yearDescriptionPosition : Lead FPGA Design EngineerExperience : 8yrLocation : BangaloreSkill Set : FPGA Design, RTL design, digital design,FPGA development, skilled in SystemVerilog/Verilog, AXI4 protocols,and Xilinx Vivado, with strong expertise in DSP and OFDM-based baseband processing.Working Days : 5Key ResponsibilitiesLead RTL architecture definition,...
-
FPGA Design Engineer
4 weeks ago
Bengaluru, Karnataka, India, Karnataka ACL Digital Full timeFPGA Design EngineerWe are seeking an RTL FPGA Engineer with a strong background in FPGA design, RTL development, and digital system design. The ideal candidate will have expertise in developing FPGA solutions using VHDL or SystemVerilog, along with solid experience in hardware verification and debugging. This role will involve designing RTL for complex FPGA...
-
Fpga Design Engineer
6 days ago
Bengaluru, Karnataka, India Incise Infotech Full time ₹ 6,00,000 - ₹ 12,00,000 per yearFPGA Design EngineerRole Details:Location: BangaloreExperience: 610 YearsAvailability: Immediate Joiners PreferredRTL design (FPGA)Ability to do RTL design using Verilog or SystemVerilog including design assertionsHands on work experience with high end Xilinx FPGA's.Ability to create state machines, data paths, clock domain crossing logic and arbitration...
-
Lead FPGA Design Engineer
1 week ago
Bengaluru, Karnataka, India Astrome Full time ₹ 15,00,000 - ₹ 28,00,000 per yearJob DescriptionAstrome Technologies is at the forefront of developing innovative 5G ready wireless systems that fulfill high bandwidth networking requirements in both rural and urban settings. We are seeking a dynamic and experienced Lead RTL Design Engineer to guide the development of our wireless baseband architecture.Lead the definition and implementation...
-
ASIC SOC RTL Design Lead
4 weeks ago
Bengaluru, Karnataka, India, Karnataka Eximietas Design Full timeHi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.We are Hiring: ASIC SOC RTL Design Leads/Architect.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already...
-
ASIC SOC RTL Design Architect
4 weeks ago
Bengaluru, Karnataka, India, Karnataka Eximietas Design Full timeHi All,Eximietas Design Hiring Senior RTL Design (Micro-architecture) Architects / Sr. Manager.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.❖ Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics.❖ Engineering 10+ years of ASIC SOC...
FPGA RTL Design Engineer
2 weeks ago
Company Description
NXP Semiconductors N.V. (NASDAQ: NXPI) is a trusted partner for innovative solutions in the automotive, industrial & IoT, mobile, and communications infrastructure markets. The company combines leading-edge technology with pioneering people to develop solutions that make the connected world better, safer, and more secure. With operations in over 30 countries and a revenue of $12.61 billion in 2024, NXP focuses on creating a sustainable and inclusive work environment. NXP offers career development opportunities through both online and offline learning to help you grow professionally. Find out more at
Role Description (Contractor role for NXP)
This is a full-time hybrid role for an FPGA RTL Design Engineer located in Bengaluru with some acceptable work from home days. The FPGA RTL Design Engineer will be responsible for designing SOC RTL to FPGA , testing, and debugging FPGA-based systems . Day-to-day tasks include creating RTL designs, verifying through simulation, and collaborating with cross-functional teams to ensure the design meets the required specifications and performance benchmarks.
Qualifications
- FPGA Architecture Knowledge
The candidate should be familiar with FPGA architecture concepts such as:
Logic Cells, CLBs, Slices
- MMCM
- IO Standards
BRAM
Hands-on Experience with Verilog & VHDL
The candidate should have practical experience in writing RTL logic for (
Not necessary with these all things but at least 3 to 4 areas should be Experienced
):Serial peripherals (e.g., I2C, I3C, SPI, UART, CAN).
- Image or video processing.
- Data scaling & grabbing in FPGA.
- High speed ADC data handling.
- External sensor configuration (e.g., cameras, antennas, analog & digital sensors).
AXI or Avalon bus mapping with custom RTL.
FPGA Timing Closure Expertise
- Strong experience in achieving timing closure for designs with high logic utilization FPGA's.
- RTL Testbench Development
- Experience in creating testbenches for FPGA RTL designs.
Should have experience with below area's
Zynq ARM A9 or A53 or MicroBlaze interface with external data's at RTL level (
Not an FPGA IP's
).- Clear understanding of synthesizable vs. non-synthesizable RTL constructs.
- Interfacing SERDES IPs like Aurora is plus.
- Should have RTL design experience with 16nm or smaller FPGA technologies (e.g.,
Kintex, Virtex, Zynq Ultrascale
+). CPU boot flow (Zynq) is plus.
Debugging Skills
- Mandatory experience with debugging tools such as ILA, Signal Tap, and oscilloscopes.
- Linux Environment Experience
- Familiarity with Ubuntu or Red Hat Linux environments is a plus.
Please forward your resume to ""