
Senior Design Verification Engineer
2 weeks ago
Lead/Senior PCIe IP Verification Engineer Experience : 5+ yearsLead/Senior PCIe IP Verification Engineer with strong expertise in PCIe Endpoint IP verification, either as a standalone block or integrated within a subsystem. The ideal candidate will have at least 5 years of experience in PCIe RTL design verification with a deep understanding of PCIe protocol (Gen3/Gen4/Gen5 or beyond) and modern verification methodologies. Key Responsibilities:Own and drive functional verification of PCIe Endpoint IP at block and subsystem levels.
Develop and maintain SystemVerilog/UVM-based testbenches and reusable verification components (UVCs). Define and execute detailed verification plans based on functional specifications and architecture documents. Write and debug testcases, assertions, and checkers to validate PCIe Endpoint behavior, including link training, flow control, power management, and error handling.
Drive functional coverage closure and regression stability for IP releases. Collaborate closely with RTL design, architecture, and firmware/software teams. Support debug and triage of issues discovered during pre-silicon simulation and post-silicon validation.
Continuously improve verification infrastructure, including scripting, automation, and methodology. Required Qualifications:Bachelor's or Master's degree in Electrical/Computer Engineering or related discipline.5+ years of hands-on experience in IP-level RTL verification. Deep understanding and verification experience of the PCIe Endpoint protocol (Gen3/Gen4/Gen5 or Gen6).
Strong command of SystemVerilog, UVM, and industry-standard simulators and debug tools (VCS, Questa, Verdi, etc.). Experience writing coverage models, constraints, and assertion-based verification (SVA). Strong debugging and analytical skills with the ability to root-cause issues in both RTL and testbench environments.
Excellent communication and documentation skills. Preferred Qualifications:Experience with PCIe IP bring-up, compliance testing, and formal verification. Familiarity with subsystem integration, including AXI/APB interfaces and other AMBA protocols.
Hands-on experience with low-power verification, clock-domain crossing (CDC), and reset-domain crossing (RDC) checks. Proficiency in scripting languages (Python, Perl, Shell, TCL) for regression and automation tasks. Experience working with VIPs (e.g., Cadence, Synopsys PCIe VIP).
Interested please share your updated resume to *************
-
Senior SOC Design Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full time ₹ 15,00,000 - ₹ 20,00,000 per yearHi All,Greetings' fromEximietas Design....We are HiringSenior SOC Design Verification Engineer.Experience:8+ years.Location:Bengaluru or Hyderabad or Visakhapatnam.Job Description:We are seeking an experienced and highly skilledSenior SOC Design Verification Engineerwith a strong background inPCIE (Peripheral Component Interconnect Express)to join our team....
-
Senior Design Verification Lead
4 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Leads / ManagersExperience: 10+ Years.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches, and coverage analysis, for both...
-
Senior Design Verification Lead
4 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeEximietas Design Hiring Senior Design Verification (PCIE) Leads / ManagersExperience: 10+ Years.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches, and coverage analysis, for both...
-
Senior Design Verification Leads/Architects
4 weeks ago
Bengaluru, Karnataka, India Eximietas Design Full timeHi All, Greetings' from Eximietas Design.... We are Hiring Senior SOC Design Verification Leads / Architects. Experience: 10+ years Location: Bengaluru. Job Description: We are seeking an experienced and highly skilled Senior SOC Design Verification Engineer with a strong background in PCIE (Peripheral Component Interconnect Express) to join our team....
-
Senior Design Verification Engineer
3 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeJob Title: Senior Design Verification Engineer – IP/SoC/Processor/GLSExperience: 5 to 15 YearsLocation: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida )Company: Tessolve SemiconductorJob Type: Full-Time | PermanentDomain: Semiconductor – Design VerificationJob Summary:Tessolve is hiring experienced Design Verification Engineers...
-
Senior Design Verification Engineer
3 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeJob Title: Senior Design Verification Engineer – IP/SoC/Processor/GLSExperience: 5 to 15 YearsLocation: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida )Company: Tessolve SemiconductorJob Type: Full-Time | PermanentDomain: Semiconductor – Design VerificationJob Summary:Tessolve is hiring experienced Design Verification Engineers...
-
Senior Design Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India HCLTech Full timeJob Description: Design Verification Engineer (Senior Level - 5+ years' experience)Company: HCL Tech Job Summary: We are seeking a highly accomplished Design Verification Engineer (DV) to join our elite team and lead the verification efforts for our most critical ASIC and So C projects.This senior-level position demands a mastery of verification...
-
Senior Design Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India HCLTech Full timeJob Description:Design Verification Engineer (Senior Level - 5+ years' experience)Company: HCL TechJob Summary:We are seeking a highly accomplished Design Verification Engineer (DV) to join our elite team and lead the verification efforts for our most critical ASIC and SoC projects. This senior-level position demands a mastery of verification methodologies...
-
Senior Design Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeJob Title: Senior Design Verification Engineer – IP/SoC/Processor/GLS Experience: 5 to 15 Years Location: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida ) Company: Tessolve Semiconductor Job Type: Full-Time | Permanent Domain: Semiconductor – Design Verification Job Summary: Tessolve is hiring experienced Design Verification...
-
Design Verification Engineer
1 week ago
Bengaluru, Karnataka, India Tessolve Full time### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional,...