
Memory Circuit Design Verification Engineer
2 days ago
Role & responsibilities:
- Provide verification support to design projects by simulating, analyzing and debugging pre-silicon full chip designs.
- Develop Test cases/Stimulus to increase the functional coverage for all DRAM and emerging memory architectures and features.
- Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements.
- Co-work with international colleagues on developing new verification flows to take on the challenges in DRAM and emerging memory design.
- Participate in developing verification methodology and verification environments for advanced DRAM and emerging memory products.
Core Requirements
- Basic understanding of CMOS and gate level circuit designs.
- Familiarity with SPICE
- Familiarity with Verilog simulations
- Good communication skills and ability to work well in a team
Preferred Qualities
- Analytical capability for complex gate level circuit designs.
- Experience in SystemVerilog, PLI coding
- Experience in UVM Test Bench
- Experience in DRAM, SRAM or other memory related fields
- Experience in AMS verification and co-sim
Education
Bachelors or Post Graduate Degree in Electronics Engineering or related engineering field required
-
Memory Circuit Design Engineer
1 week ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 6,00,000 - ₹ 18,00,000 per year:Job Title: Memory Circuit Design Verification EngineerMemory Circuit Design Verification EngineerDescription As a Memory Circuit Design Verification Engineer, you will work in a highly innovative, motivated, young and dynamic design team capable of verifying complete products using state of the art memory technologies. You will need to have the ability to...
-
Circuit Design Engineer
2 weeks ago
Hyderabad, Telangana, India AMD Full time ₹ 15,00,000 - ₹ 20,00,000 per yearOverview:WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....
-
Vlsi Design And Verification Engineer
1 week ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 15,00,000 - ₹ 25,00,000 per yearRole & responsibilitiesDescription:Performs semiconductor design engineering assignments including engineering and designing chip layout circuits, circuit checking, documenting specifications, modifying and evaluating semiconductor devices and components. Reviews product requirements and logic diagrams for device definition. Typically responsible for...
-
Design and Verification Engineer
6 hours ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 15,00,000 - ₹ 25,00,000 per yearRole & responsibilities : Provide verification support to design projects by simulating, analyzing and debugging pre-silicon full chip designs.Develop Test cases/Stimulus to increase the functional coverage for all DRAM and emerging memory architectures and features.Develop and maintain test benches and test vectors using simulation tools and run regressions...
-
Design Verification
1 week ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 12,00,000 - ₹ 36,00,000 per year:As a Design Verification Engineer, you will work with a highly innovative and motivated design team using state of the art memory technologies to develop the most advanced DRAM and Emerging memory products. You will be challenged by the complexity and difficulty of verifying high density memory chips (up to 32Gb) with huge scale of circuit capability (over...
-
Verification Engineer
2 weeks ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 6,00,000 - ₹ 18,00,000 per yearJob Title: Verification EngineerJob Location: HyderabadExperience: 5 to 8 years Education: B.E./B.Tech/M.E./M.Tech in ECE, Electrical, or VLSI Design or equivalentJob Description:we are seeking a Verification Engineer specializing in Static Timing Analysis (STA) and Standard Cell Characterization for advanced memory product development (HBM, DRAM). The role...
-
Senior Design Verification Engineer
1 week ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 20,00,000 - ₹ 25,00,000 per yearRole & responsibilities :* Pre-Silicon Support: Simulate, analyze, and debug pre-silicon full-chip designs to ensure functional accuracy.* Test Case Development: Develop stimulus and test cases to increase the functional coverage for DRAM, SRAM, and other emerging memory technologies. Core Requirements:* Strong Communication Skills: Ability to collaborate...
-
Memory Layout Engineer
4 days ago
Hyderabad, Telangana, India ElevarSoC Technologies Full time ₹ 5,00,000 - ₹ 15,00,000 per yearHello Connections,Greetings from ElevarSoCWe are hiring for Memory Layout Engineer with 3+Years of Experience for Banglaore location.hashtag#BangaloreImmediate / 2 weeks preferredhashtag#Below the jdTechnical Skill:Experience in Memory/Custom Layout design.Memory Leafcell layout library design from scratch including top level integration.Good knowledge on...
-
Semiconductor Design Engineer
4 days ago
Hyderabad, Telangana, India SysTechCorp Inc Full time ₹ 12,00,000 - ₹ 36,00,000 per yearSemiconductor Design Engineer 3_INRDesired experience 5-8 YearLocation: HyderabadBudget: 18 LPADescription:Job DescriptionAs a Verification Engineer at HBM Micron Technology, Inc., you will be responsible foranalyzing digital and analog circuits used in the development of memory products. We areengaged in developing groundbreaking silicon-to-systems...
-
Principal Design Engineer
2 days ago
Hyderabad, Telangana, India Cadence Design Systems Full time ₹ 20,00,000 - ₹ 25,00,000 per yearAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.In-depth understanding of high-speed Serdes/Memory interface circuits like I/O's,PLL's, Clocking, Datapath's.Hands on experience on PCIe Gen3/4/5/6, GDDRx/DDRx/LPDDRx memory interface circuits.Strong Analog Design and I/O Design fundamentals....