Principal Design Verification Engineer

1 week ago

Bengaluru, Karnataka, India Astera Labs Full time ₹ 15,00,000 - ₹ 25,00,000 per year

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, PCIe, and UALink semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. Discover more at

Senior Design Verification Engineer
We are seeking talented Design Verification Engineers with proven expertise in industry-standard protocols such as PCIe and CXL. You will play a key role in the functional verification of designs, from developing block-level and system-level verification plans to writing test sequences, executing tests, and collecting and closing coverage.

Responsibilities

  • Develop and execute block-level and system-level verification plans.
  • Write and execute test sequences and collect and close coverage.
  • Collaborate with RTL designers to debug failures and refine verification processes.
  • Utilize coding and protocol expertise to contribute to functional verification.
  • Develop user-controlled random constraints in transaction-based verification methodologies.
  • Write assertions, cover properties, and analyze coverage data.
  • Create VIP abstraction layers for sequences to simplify and scale verification deployments.

Basic Qualifications

  • Minimum of 8 years' experience in supporting or developing complex SoC/silicon products for server, storage, and/or networking applications.
  • Strong academic and technical background in Electrical Engineering or Computer Engineering (bachelor's degree required, master's preferred).
  • Professional attitude with the ability to prioritize tasks, prepare for customer meetings, and work independently with minimal guidance.
  • Knowledge of industry-standard simulators, revision control systems, and regression systems.
  • Entrepreneurial, open-minded behavior and a can-do attitude, with a focus on customer satisfaction.

Required Experience

  • Interpreting PCIe/CXL standard protocol specifications to develop and execute verification plans in simulation environments.
  • Experience using Verification IPs from third-party vendors for PCIe/CXL, focusing on Gen3 or above.
  • Ability to independently develop test plans and sequences in UVM to generate stimuli.
  • Experience writing assertions, cover properties, and analyzing coverage data.
  • Developing VIP abstraction layers for sequences to simplify and scale verification deployments.

Preferred Experience

  • Expertise in verifying Physical Layer, Link Layer, and Transaction Layer of PCIe/CXL protocols, including compliance on PCIe/CXL EP/RC.
  • Experience with buffering and queuing with QoS on complex NOC-based SoCs.
  • Analyzing performance at the system level on switching fabrics.

Salary
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

  • Sr Principal Design Engineer

    1 week ago

    Bengaluru, Karnataka, India Cadence Design Systems Full time ₹ 2,40,000 - ₹ 3,60,000 per year

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher...

  • Design Verification Engineer

    1 week ago

    Bengaluru, Karnataka, India Eximietas Design Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Job OverviewWe are seeking an experienced and highly skilled Senior SOC Design Verification Engineer with a minimum of 5 years of hands-on experience in SOC Design Verification. As a key member of our team, you will play a pivotal role in ensuring the robustness and correctness of our cutting-edge System on Chip designs.Job DescriptionLead and manage SOC...

  • ASIC Verification, Principal Engineer

    10 hours ago

    Bengaluru, Karnataka, India Synopsys Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Principal Verification EngineerWe Are:At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software...

  • Sr Principal PD Design Engineer

    3 days ago

    Bengaluru, Karnataka, India, Karnataka Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...

  • Sr verification principal design engineer

    4 weeks ago

    Bengaluru, Karnataka, India Cadence System Design And Analysis Full time

    Position Description:Design Verification role for IP development team.B. Tech/M. Tech with 10+ years of relevant experience.Position is based in Bangalore/Noida, part of Cadence IP Group.Verification role for Serial and Interface Design IPs verification (PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3 C)UVM testbench development to build a...

  • Sr Verification Principal Design Engineer

    4 weeks ago

    Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    Position Description: Design Verification role for IP development team. B. Tech/M.Tech with 10+ years of relevant experience. Position is based in Bangalore/Noida, part of Cadence IP Group. Verification role for Serial and Interface Design IPs verification (PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3C) UVM testbench development to...

  • Sr Verification Principal Design Engineer

    4 weeks ago

    Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    Position Description:Design Verification role for IP development team.B. Tech/M.Tech with 10+ years of relevant experience.Position is based in Bangalore/Noida, part of Cadence IP Group.Verification role for Serial and Interface Design IPs verification (PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3C)UVM testbench development to build a...

  • Senior SOC Design Verification Engineer

    1 week ago

    Bengaluru, Karnataka, India Eximietas Design Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Hi All,Greetings' fromEximietas Design....We are HiringSenior SOC Design Verification Engineer.Experience:8+ years.Location:Bengaluru or Hyderabad or Visakhapatnam.Job Description:We are seeking an experienced and highly skilledSenior SOC Design Verification Engineerwith a strong background inPCIE (Peripheral Component Interconnect Express)to join our team....

  • Principal Design Verification Engineer

    4 weeks ago

    Bengaluru, Karnataka, India Mulya Technologies Full time

    Technical Specialist - Design Verification Large Semiconductor Service Organization with revenue over 600 Million USD Location: Bangalore, Pune, Noida Location: Bangalore, Noida, Pune. Experience: 8–14 Years. About the Role: We are looking for an experienced and passionate Senior Design Verification Engineer to join our team in Bangalore, Pune,...

  • Senior Principal Design Verification Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Mulya Technologies Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Senior Principal Design Verification Engineer (India)/ Principal Design Verification EngineerBangalore (Hybrid ) / Hyderabad (Hybrid ) Company BackgroundWe are on a mission to revolutionize AI compute systems and infrastructure at scale through the development of superior-scaling networking silicon and software which we call the Accelerated Compute Fabric....