
STA Engineers
6 hours ago
Static Timing Analysis (STA) Engineer
Job Summary
The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and physical design teams to achieve the target operating frequency and performance metrics.
Key Responsibilities
- Timing Sign-off and Analysis
- Timing Closure Ownership: Drive all aspects of timing closure from pre-layout to post-layout for blocks, sub-systems, and/or the full chip.
- Constraint Management: Develop, validate, and maintain Synopsys Design Constraints (SDC) and timing constraints for all functional and test modes (e.g., Scan, MBIST).
- MMMC Analysis: Perform comprehensive timing analysis across multiple operating corners (Process, Voltage, Temperature - PVT) and various modes (Multi-Mode Multi-Corner).
- Critical Path Identification: Analyze timing reports to identify and debug critical paths and resolve all Setup and Hold violations.
- Signal Integrity (SI) & Noise: Incorporate advanced timing effects such as on-chip variation (OCV), signal integrity (crosstalk), and voltage drop (IR-drop aware STA) into the sign-off process.
Methodology and Flow
- Develop, maintain, and enhance STA flows and methodologies to improve efficiency, robustness, and reduce analysis runtime.
- Automate repetitive tasks and report generation using scripting languages.
- Generate final timing reports and sign-off collateral for tape-out.
Education
- Bachelor's or Master's degree in Electrical Engineering (EE), Electronics Engineering, VLSI, or a related field.
Technical Skills & Experience
- Experience:
3+ years of experience in STA. - EDA Tools:
Expert proficiency with industry-standard
Electronic Design Automation (EDA)
tools from vendors like Synopsys (e.g., Fusion Compiler, ICC2, Primetime), Cadence (e.g., Innovus), or Mentor Graphics.
Soft Skills
- Excellent analytical, debugging, and problem-solving skills.
- Strong verbal and written communication skills.
- Ability to work effectively in a team environment and collaborate across different engineering disciplines.
Experience Level :- 3yrs to 15yrs
Notice Period :- Immediate to 60 Days
Work Location :- Bangalore
Mode of Work :- WFO
Employment Type :- Permanent
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeJob Title: STA EngineerLocation: Banglaore/HyderabadEmployment Type: Full-timeIndustry: Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting...
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeJob Title: STA Engineer Location: Banglaore/Hyderabad Employment Type: Full-time Industry: Semiconductors / VLSI / ASIC Design Job Summary: We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip...
-
STA Engineer
2 days ago
Bengaluru, Karnataka, India Team Computers Full time ₹ 8,00,000 - ₹ 25,00,000 per yearSTA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs. Timing analysis, validation and debug across multiple PVT conditions using Tempus. Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation. Hands-on experience with STA tools - Tempus In-depth knowledge cross-talk noise, Signal Integrity,...
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 1,04,000 - ₹ 1,30,878 per yearCompany:Qualcomm India Private LimitedJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware...
-
STA Engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeLooking for STA Engineer.Exp.-5+yrs.Job Location- Bangalore/Hyderabad/remote.Notice Period- Prefer Immediate joiner or less notice period.- Netlist and constraint sign in checks and validation.- Prime time constraint generation/development at Top level, full chip level and clean up.- Multimode multi corner timing knowledge and timing closure at sub...
-
STA Engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeLooking for STA Engineer. Exp.-5+yrs. Job Location- Bangalore/Hyderabad/remote. Notice Period- Prefer Immediate joiner or less notice period. Netlist and constraint sign in checks and validation. Prime time constraint generation/development at Top level, full chip level and clean up. Multimode multi corner timing knowledge and timing closure at sub...
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeLooking for STA Engineer.Exp.-5+yrs.Job Location- Bangalore/Hyderabad/remote.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation.Prime time constraint generation/development at Top level, full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top...
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeLooking for STA Engineer.Exp.-5+yrs.Job Location- Bangalore/Hyderabad/remote.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation.Prime time constraint generation/development at Top level, full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top...
-
Sta engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeLooking for STA Engineer.Exp.-5+yrs.Job Location- Bangalore/Hyderabad/remote.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation.Prime time constraint generation/development at Top level, full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top...
-
STA Synthesis Engineer
3 weeks ago
Bengaluru, Karnataka, India L&T Technology Services Full timeL&T Technology is looking to hire for STA Engineers. Job Location : Bangalore Detailed JD is below :: JD For STA Engineer-6+ ' experience • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with...