DFT Design Engineer
9 hours ago
Position Summary
Role and Responsibilities
About Samsung Semiconductor India Research (SSIR)
With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more.
As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.
Roles and Responsibilities
5+ years of experience in full chip DFT architecture, implementation, timing closure and post silicon validation. Expertise required in the following areas:
- Scan architecture planning, pin mixing and scan compression planning, optimization for pattern volume for SA and TD pattern sets, scan synthesis, power optimization techniques in test modes
- MBIST architecture planning, repair architectures, insertion, verification
- Analog and mixed signal IP testing architecture and verification including IPs such as PLLs, PHYs
- Timing closure of scan, MBIST and other test modes, writing SDCs, understanding of timing exceptions wherever required, debugging timing issues with PD team
- Timing GLS, debug of fails in simulations
- Post silicon validation, interpretation of tester results, debugging IR drop issues, diagnostics of silicon failures
- Understanding of JTAG operation and debug required. Understanding of iJTAG protocol desirable
- Understanding of functional test cases, IO testing, testing of ARM processor cores
Ability to lead a team across all aspects of DFT, interact with RTL, physical design teams for DFT implementation, anticipate risks, plan project timelines and milestones
Experience – 5+ Years
Qualifications
- B.Tech/B.E/M.Tech/M.E
Disclaimer
Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
Skills and Qualifications
* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.
-
DFT Design Engineer
17 hours ago
SSIR, Goldstone, Bangalore, India Samsung Full time ₹ 12,00,000 - ₹ 36,00,000 per yearPosition SummaryRole and ResponsibilitiesAbout Samsung Semiconductor India Research (SSIR)With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on...
-
Senior DFT Engineer
2 weeks ago
bangalore, India Eximietas Design Full timeHi All,Greetings from Eximietas...!Position: Senior DFT Engineers/Leads/Architects.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan...
-
Senior DFT Engineer
2 weeks ago
Bangalore, India Eximietas Design Full timeHi All, Greetings from Eximietas...! Position: Senior DFT Engineers/Leads/Architects. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in...
-
DFT Architect
2 weeks ago
bangalore, India Eximietas Design Full timeHi All,Greetings from Eximietas...!Position: Senior DFT Engineers/Leads/Architects/ManagersExperience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in...
-
DFT Architect
2 weeks ago
bangalore, India Eximietas Design Full timeHi All, Greetings from Eximietas...! Position: Senior DFT Engineers/Leads/Architects/Managers Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and...
-
Senior DFT Architect
2 weeks ago
bangalore, India Eximietas Design Full timeHi All,Greetings from Eximietas...!Position: Senior DFT Engineers/Leads/Architects.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan...
-
Senior DFT Architect
2 weeks ago
Bangalore, India Eximietas Design Full timeHi All, Greetings from Eximietas...! Position: Senior DFT Engineers/Leads/Architects. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in...
-
DFT Engineer
2 weeks ago
Bangalore, India ACL Digital Full timeDFT Engineer Location : Bangalore Notice Period: 30 days Job Description: We are looking for a skilled DFT Engineer with 3–5 years of experience in ASIC design and verification with a strong focus on Design-for-Test methodologies. You will be responsible for implementing and verifying DFT architectures to ensure high test coverage and manufacturability....
-
DFT Engineer
2 weeks ago
Bangalore, India Canvendor Full time#Hiring : DFT Engineer (3+ Years Experience) |Bangalore| Immediate Joiners Preferred Location: Bangalore, India Experience: 3-8 Years Notice period: Immediate to 30days Mandatory: DFT, ATPG, Scan Insertion, EDA Tools DFT Fundamentals including JTAG, Scan, ATPG, IEEE 1687 iJTAG, EDT Architecture Scan Insertion using Fusion Compiler or other EDA tools ATPG...
-
DFT Engineer
7 days ago
Bangalore, India Canvendor Full time: DFT Engineer (3+ Years Experience) Bangalore Immediate Joiners Preferred Location: Bangalore, India Experience: 3-8 Years Notice period: Immediate to 30days Mandatory: DFT, ATPG, Scan Insertion, EDA Tools : - DFT Fundamentals including JTAG, Scan, ATPG, IEEE 1687 iJTAG, EDT Architecture - Scan Insertion using Fusion Compiler or other EDA tools - ATPG...
