Lead Design Verification Engineer
1 week ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, PCIe, and UALink semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. Discover more at
Senior Design Verification Engineer
We are seeking talented Design Verification Engineers with proven expertise in industry-standard protocols such as PCIe and CXL. You will play a key role in the functional verification of designs, from developing block-level and system-level verification plans to writing test sequences, executing tests, and collecting and closing coverage.
Responsibilities
- Develop and execute block-level and system-level verification plans.
- Write and execute test sequences, and collect and close coverage.
- Collaborate with RTL designers to debug failures and refine verification processes.
- Utilize coding and protocol expertise to contribute to functional verification.
- Develop user-controlled random constraints in transaction-based verification methodologies.
- Write assertions, cover properties, and analyze coverage data.
- Create VIP abstraction layers for sequences to simplify and scale verification deployments.
Basic Qualifications
- Minimum of 6 years' experience in supporting or developing complex SoC/silicon products for server, storage, and/or networking applications.
- Strong academic and technical background in Electrical Engineering or Computer Engineering (Bachelor's degree required, Master's preferred).
- Professional attitude with the ability to prioritize tasks, prepare for customer meetings, and work independently with minimal guidance.
- Knowledge of industry-standard simulators, revision control systems, and regression systems.
- Entrepreneurial, open-minded behavior and a can-do attitude, with a focus on customer satisfaction.
Required Experience
- Interpreting PCIe/CXL standard protocol specifications to develop and execute verification plans in simulation environments.
- Experience using Verification IPs from third-party vendors for PCIe/CXL, focusing on Gen3 or above.
- Ability to independently develop test plans and sequences in UVM to generate stimuli.
- Experience writing assertions, cover properties, and analyzing coverage data.
- Developing VIP abstraction layers for sequences to simplify and scale verification deployments.
Preferred Experience
- Expertise in verifying Physical Layer, Link Layer, and Transaction Layer of PCIe/CXL protocols, including compliance on PCIe/CXL EP/RC.
- Experience with buffering and queuing with QoS on complex NOC-based SoCs.
- Analyzing performance at the system level on switching fabrics.
Salary
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
-
Design Verification Engineer
1 week ago
Bengaluru, Karnataka, India Eximietas Design Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob OverviewWe are seeking an experienced and highly skilled Senior SOC Design Verification Engineer with a minimum of 5 years of hands-on experience in SOC Design Verification. As a key member of our team, you will play a pivotal role in ensuring the robustness and correctness of our cutting-edge System on Chip designs.Job DescriptionLead and manage SOC...
-
Verification Lead Design Engineer
3 days ago
Bengaluru, Karnataka, India, Karnataka Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Senior Design Verification Lead
3 days ago
Bengaluru, Karnataka, India, Karnataka Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE)Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans.Develop and implement...
-
Lead Design Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India Digicomm Semiconductor Full time ₹ 15,00,000 - ₹ 20,00,000 per yearLead Design Verification Engineer – BangaloreWe are looking for an experienced Lead Design Verification Engineer (4–12 yrs) to join our semiconductor team. You'll lead SoC/ASIC/IP verification using SystemVerilog, UVM, SVA, and drive test planning, coverage, regressions, and debug. Must-have:Strong expertise in protocols (PCIe, DDR, USB, AMBA, MIPI,...
-
Bengaluru, Karnataka, India Cedar International Solutions Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per yearUrgent Opening for below rolesInterested candidates please share your updated resume to -Verification Engineer: 2+ YearsVerification Lead Engineer: 10+ YearsJoin the India team of most cutting-edge and well-funded storage startup in Silicon Valley as theVerification Engineer & Lead Verification Engineer taking on IP and SoC level verification challenges.As a...
-
Lead Design Verification Engineer
1 week ago
Bengaluru, Karnataka, India Team Computers Full time ₹ 12,00,000 - ₹ 24,00,000 per yearWe are seeking a highly skilled and experienced DV Lead to drive the verification of complex System-on-Chip (SoC) designs. The ideal candidate will be proficient in SoC-level verification methodologies, have strong expertise in writing C test cases for embedded systems, and lead verification planning and execution for SoC projects.Key Responsibilities:Lead...
-
Lead Design Verification Engineer
1 week ago
Bengaluru, Karnataka, India Scaledge Technology Full time ₹ 25,00,000 - ₹ 40,00,000 per yearLead Design Verification EngineerLocation:Bengaluru, Hyderabad, Pune ,AhmedabadExperience Level:6+ YearsEmployment Type:Full-Time About the RoleWe are seeking a highly skilled and motivatedLead Design Verification Engineerto join our cutting-edge semiconductor team. You will play a pivotal role in verifying complex digital designs, ensuring robust...
-
Lead Design Verification Engineer
2 weeks ago
Bengaluru, Karnataka, India Excel VLSI Technologies Full time ₹ 15,00,000 - ₹ 25,00,000 per yearAbout Us – Excel VLSIExcel VLSITechnologies is a leading provider of advanced semiconductor solutions, specializing in both digital and analog chip design alongside embedded software development. Founded and headquartered in Bangalore, India, we have rapidly established ourselves as a trusted partner to global semiconductor leaders, focusing on VLSI/ASIC...
-
Senior SOC Design Verification Engineer
1 week ago
Bengaluru, Karnataka, India Eximietas Design Full time ₹ 20,00,000 - ₹ 25,00,000 per yearHi All,Greetings' fromEximietas Design....We are HiringSenior SOC Design Verification Engineer.Experience:8+ years.Location:Bengaluru or Hyderabad or Visakhapatnam.Job Description:We are seeking an experienced and highly skilledSenior SOC Design Verification Engineerwith a strong background inPCIE (Peripheral Component Interconnect Express)to join our team....
-
Design Verification Engineer
4 weeks ago
Bengaluru, Karnataka, India Tessolve Full time### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional,...
