Silicon Senior uArch/RTL Engineer, Cloud

1 week ago

Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per year
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience in Application-Specific Integrated Circuit/System on a chip (ASIC/SoC) development with Verilog/SystemVerilog.
  • Experience in micro-architecture and design of IPs and Subsystems.
  • Experience in ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).
Preferred qualifications:
  • Experience with programming languages (e.g., Python, C/C++ or Perl).
  • Experience in SoC designs and integration flows.
  • Knowledge of arithmetic units, processor design, accelerators, bus architectures, fabrics/NoC or memory hierarchies.
  • Knowledge of high performance and low power design techniques.
About the job

In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

In this role, you will be part of a team developing cutting-edge SoCs used to accelerate Machine Learning (ML) computation in data centers. You will solve technical problems with innovative and practical logic solutions, and evaluate design options with complexity, performance, power and area in mind. You will collaborate with members of architecture, verification, power and performance, physical design etc. to specify and deliver high quality designs for next generation data center accelerators.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities
  • Own microarchitecture and implementation of complex IPs and subsystems.
  • Take ownership of RTL implementation and Quality checks of one or more modules.
  • Contribute to design methodology, libraries, debug, code review in coordination with other IPs Design Verification (DV) teams and physical design teams.
  • Identify and drive Power, Performance and Area improvements for the modules owned.
  • Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

  • Silicon Senior uArch/RTL Engineer, Cloud

    7 days ago

    Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience in Application-Specific Integrated Circuit/System on a chip (ASIC/SoC) development with Verilog/SystemVerilog.Experience in micro-architecture and design of IPs and...

  • Silicon Senior uArch/RTL Engineer, Cloud

    1 week ago

    Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience in Application-Specific Integrated Circuit/System on a chip (ASIC/SoC) development with Verilog/SystemVerilog.Experience in micro-architecture and design of IPs and...

  • Senior/Lead FPGA Silicon Design Engineer

    2 days ago

    Bengaluru, Karnataka, India Altera Semiconductor Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Job Details:Job Description:Altera is seeking highly skilled Senior/Lead FPGA Silicon Design Engineer to ensure the excellence of next-generation Ethernet/Transceiver/Crypto for top-tier FPGAs. This role offers opportunity to make a significant impact at a tech-driven company that provides leading programmable solutions, easily deployable in applications...

  • Senior/Lead FPGA Silicon Design Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Altera Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Job DetailsJob Description:Altera is seeking highly skilled Senior/Lead FPGA Silicon Design Engineer to ensure the excellence of next-generation Ethernet/Transceiver/Crypto for top-tier FPGAs. This role offers opportunity to make a significant impact at a tech-driven company that provides leading programmable solutions, easily deployable in applications...

  • ASIC RTL Engineer III, Silicon IP/Subsystem

    4 days ago

    Bengaluru, Karnataka, India Google Full time ₹ 8,00,000 - ₹ 24,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...

  • ASIC RTL Engineer III, Silicon IP/Subsystem

    4 days ago

    Bengaluru, Karnataka, India Google Full time ₹ 8,00,000 - ₹ 24,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...

  • Senior SoC RTL Architect

    1 week ago

    Bengaluru, Karnataka, India Proxelera Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    We're hiring an RTL Design Engineer who can own complex SoC or large subsystem blocks end-to-end. You'll define micro-architecture from specs, develop clean SystemVerilog/Verilog RTL, and drive integration, timing, power, and area closure with PD teams. Expect deep involvement through design reviews, bug closure, and silicon bring-up.You should bring 8+...

  • Silicon Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Microsoft Full time ₹ 12,00,000 - ₹ 24,00,000 per year

    Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox...

  • Senior ASIC RTL Engineer, Core IP

    1 week ago

    Bengaluru, Karnataka, India Google Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.Experience with ASIC design methodologies and QA flows (Lint, CDC,...

  • Senior ASIC RTL Engineer, Core IP

    2 weeks ago

    Bengaluru, Karnataka, India Google Full time ₹ 25,00,000 - ₹ 40,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.Experience with ASIC design methodologies and QA flows (Lint, CDC,...